IS61LV2568-10KI Integrated Silicon Solution, IS61LV2568-10KI Datasheet
IS61LV2568-10KI
Related parts for IS61LV2568-10KI
IS61LV2568-10KI Summary of contents
Page 1
... CMOS input levels. The IS61LV2568 operates from a single 3.3V power supply and all inputs are TTL-compatible. The IS61LV2568 is available in 36-pin 400-mil SOJ, and 44-pin TSOP (Type II) packages. 256K X 8 DECODER ...
Page 2
... IS61LV2568 PIN CONFIGURATION 36-Pin SOJ I/ I/ GND DD GND I/ I/ A17 14 23 A10 A16 15 22 A11 A15 16 21 A12 A14 A13 18 19 ...
Page 3
... IS61LV2568 TRUTH TABLE Mode Not Selected (Power-down) Output Disabled Read Write ABSOLUTE MAXIMUM RATINGS Symbol Parameter V Supply voltage with Respect to GND DD V Terminal Voltage with Respect to GND TERM T Storage Temperature ...
Page 4
... IS61LV2568 DC ELECTRICAL CHARACTERISTICS Symbol Parameter V Output HIGH Voltage OH V Output LOW Voltage OL V Input HIGH Voltage ( Input LOW Voltage ( Input Leakage LI I Output Leakage LO Note (min) = –0.3V (DC); V (min) = –2.0V (pulse width - 2.0 ns (max 0.3V (DC); V (max ...
Page 5
... IS61LV2568 AC TEST CONDITIONS Parameter Input Pulse Level Input Rise and Fall Times Input and Output Timing and Reference Levels Output Load AC TEST LOADS 319 3.3V OUTPUT 30 pF Including jig and scope Figure 1 READ CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Read Cycle Time RC t Address Access Time ...
Page 6
... IS61LV2568 AC WAVEFORMS (1,2) (Address Controlled) ( READ CYCLE NO. 1 ADDRESS D OUT PREVIOUS DATA VALID (1,3) (CE and OE Controlled) READ CYCLE NO. 2 ADDRESS LZCE HIGH-Z D OUT Notes HIGH for a Read Cycle. 2. The device is continuously selected. OE Address is valid prior to or coincident with CE LOW transitions. ...
Page 7
... IS61LV2568 WRITE CYCLE SWITCHING CHARACTERISTICS Symbol Parameter t Write Cycle Time Write End t SCE t Address Setup Time to AW Write End t Address Hold from HA Write End t Address Setup Time SA WE Pulse Width (OE = HIGH PWE WE Pulse Width (OE = LOW PWE t Data Setup to Write End ...
Page 8
... IS61LV2568 AC WAVEFORMS (1) (WE Controlled HIGH during Write Cycle) WRITE CYCLE NO. 2 ADDRESS OE CE LOW DATA UNDEFINED OUT D IN Note: 1. The internal Write time is defined by the overlap LOW and WE = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write ...
Page 9
... Order Part No. 10 IS61LV2568-10K IS61LV2568-10T 12 IS61LV2568-12K IS61LV2568-12T ORDERING INFORMATION Industrial Range: –40°C to +85°C Speed (ns) Order Part No. 10 IS61LV2568-10KI IS61LV2568-10TI 12 IS61LV2568-12KI Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. B 02/07/03 Package 400-mil Plastic SOJ TSOP (Type II) 400-mil Plastic SOJ TSOP (Type II) ...