CY7C1325 Cypress Semiconductor Corporation., CY7C1325 Datasheet
CY7C1325
Available stocks
Related parts for CY7C1325
CY7C1325 Summary of contents
Page 1
... Intel and Pentium are registered trademarks of Intel Corporation. Cypress Semiconductor Corporation 256K x 18 Synchronous Functional Description The CY7C1325 is a 3.3V, 256K by 18 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 7.5 ns (117-MHz version). A 2-bit on-chip counter cap- tures the first address in a burst and increments the address automatically for the rest of the burst access ...
Page 2
... 100-Lead TQFP CY7C1325 CY7C1325 DDQ DDQ BYTE0 DDQ V SS ...
Page 3
... Bidirectional Data Parity lines. These behave identical to DQ These signals can be used as parity bits for bytes 0 and 1 respectively. Power supply inputs to the core of the device. Should be connected to 3.3V power supply. 3 CY7C1325 are also loaded into the burst [1:0] are also loaded into the burst [1:0] ...
Page 4
... Maximum access delay from the clock rise ( 7.5 ns (117-MHz device). CDV The CY7C1325 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486 processors. The linear burst sequence is suited for processors that utilize a linear burst sequence ...
Page 5
... The device must be deselected prior to entering the 01 “sleep” mode inactive for the duration of t LOW. 5 CY7C1325 Second Third Fourth Address Address Address ...
Page 6
... CY7C1325 ADV WE OE CLK L-H High L-H High L-H High L-H High L-H High ...
Page 7
... DD ZZ < 0.2V 2t CYC DC Input Voltage Current into Outputs (LOW)......................................... 20 mA Static Discharge Voltage .......................................... >2001V (per MIL-STD-883, Method 3015) Latch-Up Current .................................................... >200 mA Operating Range Ambient Range Temperature + 0.5V DD Com’l 0°C to +70°C 7 CY7C1325 BWE BWS BWS ...
Page 8
... Device Deselected – 0. 0.3V, IN DDQ inputs switching MAX, Max Device Deselected – 0. 0.3V inputs static Test Conditions T = 25° MHz 5. CY7C1325 7C1325 Min. Max. 2.4 2.0 0.4 0.7 2 0.3V 1 0.3V –0.3 0.8 –0.3 0 –30 5 –5 30 –5 5 –300 8 ...
Page 9
... OUTPUT 2. GND INCLUDING JIGAND [9] SCOPE 1325–3 (b) [10] -117 Min. Max. Min. 8.5 10 3.0 4.0 3.0 4.0 2.0 2.0 0.5 0.5 7.5 2.0 2.0 2.0 2.0 0.5 0.5 2.0 2.0 0.5 0.5 2.0 2.0 0.5 0.5 2.0 2.0 0.5 0.5 2.0 2.0 0.5 0.5 3 [11, 13] 3.5 [11, 13 3.5 /I =–2/2 mA (min). CLZ 9 CY7C1325 ALL INPUT PULSES 90% 90% 10% 10% 2.5 ns 2.5 ns 1325–4 -100 -90 -50 Max. Min. Max. Min. Max. Unit 11 20 4.5 4.5 4.5 4.5 2.0 2.0 0.5 0.5 8.0 8.5 11.0 2.0 2.0 2.0 2.0 0.5 0.5 2.0 2.0 0.5 0.5 2.0 2.0 0.5 0.5 2.0 2.0 0.5 0.5 2.0 2.0 0.5 0.5 3.5 3.5 3 3.5 3.5 3 3.5 3.5 3.5 ...
Page 10
... CY7C1325 Pipelined Write Unselected ...
Page 11
... CY7C1325 Unselected Pipelined Read inactive ...
Page 12
... All chip selects need to be active in order to select CY7C1325 ...
Page 13
... CY7C1325 ...
Page 14
... Timing Diagrams (continued) OE Switching Waveforms OE t EOHZ three-state I/Os t EOV t EOLZ 14 CY7C1325 ...
Page 15
... ADSP HIGH ADSC CE 1 LOW CE 2 HIGH I/Os Notes: 17. Device must be deselected when entering ZZ mode. See Cycle Descriptions Table for all possible signal conditions to deselect the device. 18. I/Os are in three-state when exiting ZZ sleep mode. t ZZS I (active CCZZ Three-state 15 CY7C1325 t ZZREC ...
Page 16
... Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Package Name Package Type A101 100-Lead Thin Quad Flat Pack A101 100-Lead Thin Quad Flat Pack A101 100-Lead Thin Quad Flat Pack A101 100-Lead Thin Quad Flat Pack CY7C1325 Operating Range Commercial 51-85050-A ...