CY7C43683AV-10AI Cypress Semiconductor Corporation., CY7C43683AV-10AI Datasheet

Page 1

... High-speed, low-power, unidirectional, First-In First-Out (FIFO) memories with bus-matching capabil- ities • 1K × 36 (CY7C43643AV) • 4K × 36 (CY7C43663AV) • 16K × 36 (CY7C43683AV) • 0.25-micron CMOS for optimum speed/power • High-speed 133-MHz operation (7.5-ns Read/Write cycle times) • Low power Logic Block Diagram ...

Page 2

... CY7C43643AV 87 86 CY7C43663AV 85 84 CY7C43683AV CY7C43663AV CY7C43643AV CY7C43683AV CLKB GND GND ...

Page 3

... CY7C43643AV CY7C43663AV 1K × × 36 128 TQFP 128 TQFP CY7C43663AV CY7C43643AV CY7C43683AV [2] ° ° C – industrial. CY7C43643/63/83AV –15 Unit 66.7 MHz CY7C43683AV 16K × 36 128 TQFP Page [+] Feedback ...

Page 4

... When FS1/SEN is LOW, a rising edge on CLKA loads the bit present on FS0/SD into the X and Y registers. The number of bit writes required to program the offset registers is 20 for the CY7C43643AV, 24 for the CY7C43663AV, and 28 for the CY7C43683AV. The first bit Write stores the Y-register MSB and the last bit Write stores the X-register LSB ...

Page 5

... LOW-to-HIGH transition of CLKA. The A state when W/RA is HIGH. A LOW selects a Write operation and a HIGH selects a Read operation on Port B for a LOW-to-HIGH transition of CLKB. The B state when W/RB is LOW. CY7C43663AV CY7C43643AV CY7C43683AV outputs are in the high-impedance 0–35 outputs are in the high-impedance 0–35 Page [+] Feedback ...

Page 6

... A to Port B, the most significant byte (word) of the long-word Document #: 38-06024 Rev. *C CY7C43663AV CY7C43643AV CY7C43683AV written to Port A will be transferred to Port B first; the least significant byte (word) of the long-word written to Port A will be transferred to Port B last. A LOW on the BE/FWFT input when the Master Reset (MRS1, MRS2) inputs go from LOW to HIGH will select a Little Endian arrangement ...

Page 7

... CY7C43643AV, CY7C43663AV, and 0 – 16383 for the CY7C43683AV. Before programming the offset registers, FF/IR is set HIGH. FIFOs begin normal operation after programming is complete. To program the X and Y registers serially, initiate a Master Reset with SPM LOW, FS0/SD LOW, and FS1/SEN HIGH during the LOW-to-HIGH transition of MRS1, MRS2 ...

Page 8

... The data in a mail register remains intact after it is read and changes only when new data is written to the register. The Endian Select feature has no effect on the mailbox data. CY7C43663AV CY7C43643AV CY7C43683AV or greater after the Read that reduces data to the 0- the selected Port A bus size is 18 0-35 are don’ ...

Page 9

... Document #: 38-06024 Rev. *C CY7C43663AV CY7C43643AV CY7C43683AV Bus-Matching FIFO Reads Data is read from the FIFO RAM in 36-bit long-word incre- ments long-word bus size is implemented, the entire long- word immediately shifts to the FIFO output register. If byte or word size is implemented on Port B, only the first one or two ...

Page 10

... A (e) BYTE SIZE – LITTLE ENDIAN CY7C43663AV CY7C43643AV CY7C43683AV Write to FIFO Read from FIFO 1st: Read from FIFO 2nd: Read from FIFO 1st: Read from FIFO 2nd: Read from FIFO 1st: Read from FIFO 2nd: Read from FIFO ...

Page 11

... X In high-impedance state In high-impedance state In high-impedance state X Active, FIFO output register Active, FIFO output register X Active, Mail1 register Active, Mail1 register CY7C43663AV CY7C43643AV CY7C43683AV [3] X and Y Registers Parallel programming via Port A Serial programming via SD Reserved Reserved Reserved Port Function None ...

Page 12

... 27–35 18–26 9– Data Written to FIFO 27–35 18–26 9– CY7C43663AV CY7C43643AV CY7C43683AV Synchronized to CLKA AE AF FF/ Data Read From FIFO 27–35 18–26 9–17 0– ...

Page 13

... 3.0V 8 Max < V < Commercial Industrial Commercial Industrial Test Conditions ° MHz 3. CY7C43663AV CY7C43643AV CY7C43683AV [12 ° C 3.3V ± 10% ° ° +85 C 3.3V ± 10% CY7C43643/63/83AV Min. Max. Unit 2.4 V 0 –0.5 0.8 V –10 +10 A –10 ...

Page 14

... GND 3 ns CY7C43643/63/ 83AV –7 Min. Max. 133 7.5 3.5 3.5 before 3 0– after 0 0–35 0 CY7C43663AV CY7C43643AV CY7C43683AV 90% 90% 10 90% 90% 10 CY7C43643/ CY7C43643/ 63/83AV 63/83AV –10 –15 Min. Max. Min. Max. Unit 100 67 MHz ...

Page 15

... Active and 1 0–35 Active 0–35 at High 1 0–35 0–35 90 outputs are active and MBB is HIGH. 0–35 outputs are active and MBA is HIGH. 0–35 CY7C43663AV CY7C43643AV CY7C43683AV CY7C43643/ CY7C43643/ 63/83AV 63/83AV –10 –15 Max. Min. Max. Min. Max ...

Page 16

... BE/FWFT SPM FS1/SEN, FS0/SD t RSF FF/IR t RSF EF/OR t RSF AE t RSF AF t RSF MBF1 Note: 21. PRS must be HIGH during Master Reset. Document #: 38-06024 Rev. *C CY7C43663AV CY7C43643AV CY7C43683AV [21] t RSTH t FWS t t BES BEH t t SPMS SPMH t t FSS FSH t WFF Page [+] Feedback ...

Page 17

... CLKA and rising edge of CLKB is less than t Document #: 38-06024 Rev. *C [22] t RSTH t WFF t t ENS ENH Offset (Y) AE Offset (X) First Word to FIFO , then FF/IR may transition HIGH one cycle later than shown. SKEW1 CY7C43663AV CY7C43643AV CY7C43683AV t WFF [24] t SKEW1 Page [+] Feedback ...

Page 18

... SDS AF Offset (Y) MSB AE Offset (X) LSB t CLKL ENS ENH ENH ENS t A [27] Previous Data [27] [27 ENS DIS ENS CY7C43663AV CY7C43643AV CY7C43683AV t WFF SDH t t ENS ENH Operation DIS [27 DIS A [27] W3 Page [+] Feedback ...

Page 19

... A Read 1 Read ENS ENH Previous Read 2 Read Read 1 Read 2 Read 3 CY7C43663AV CY7C43643AV CY7C43683AV [29 Operation DIS Read DIS Read 3 [30] No Operation t t DIS A Read 4 Read DIS A Read 4 Read 5 Page ...

Page 20

... CLKB cycle later than shown. Document #: 38-06024 Rev CLK t t CLKH CLKL [32 CLKH CLKL t t REF CLK t A CY7C43663AV CY7C43643AV CY7C43683AV [31] t REF t t ENS ENH W1 , then the transition of OR HIGH and load SKEW1 Page [+] Feedback ...

Page 21

... CLKA edge and rising CLKB edge is less than t Document #: 38-06024 Rev CLK t t CLKL CLKH [33 CLKH CLKL t t REF REF t CLK t t ENS ENH then the transition of EF HIGH may occur one CLKB cycle later than shown. SKEW1 CY7C43663AV CY7C43643AV CY7C43683AV [31] W1 Page [+] Feedback ...

Page 22

... Document #: 38-06024 Rev. *C [34] Next Word From FIFO t t CLKH CLKL t t WFF WFF t CLK t t ENS ENH t t ENS ENH FIFO , then IR may transition HIGH one CLKA cycle later than shown. SKEW1 CY7C43663AV CY7C43643AV CY7C43683AV Page [+] Feedback ...

Page 23

... Document #: 38-06024 Rev. *C Next Word From FIFO [36 CLKH CLKL t t WFF WFF t CLK t t ENS ENH t t ENH ENS then the transition of FF HIGH may occur one CLKA cycle later than shown. SKEW1 CY7C43663AV CY7C43643AV CY7C43683AV [34] Page [+] Feedback ...

Page 24

... Port A Write (CSA = LOW, W/RA = HIGH, MBA = LOW), Port B Read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO output register has been read from the FIFO. 38 Maximum FIFO Depth = 1K for the CY7C43643AV, 4K for the 43663AV, and 16K for the CY7C43683AV. 39. If Port B size is word or byte referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively ...

Page 25

... FIFO Output Register (A are “Don’t Care” inputs). In this first case B 0–17 18–35 will be indeterminate). 9– ENS DIS ENS CY7C43663AV CY7C43643AV CY7C43683AV t PMF t t ENH ENS t DIS will have 0–17 (A are “Don’t Care” 0–8 9–35 Page ...

Page 26

... W1 (Remains valid in Mail2 Register after Read) FIFO2 Output Register (B are don’t care inputs). In this first case A 0–17 18–35 will be indeterminate). 9–35 after the RT rising edge. RTR to update these flags. RTR CY7C43663AV CY7C43643AV CY7C43683AV [46] t PMF t t ENS ENH t DIS t RSTH t RTR will have valid 0– ...

Page 27

... CY7C43683AV-10AC 15 CY7C43683AV-15AC 10 CY7C43683AV-10AI Package Diagram 128-lead Thin Plastic Quad Flatpack ( 1.4 mm) A128 All product and company names mentioned in this document are the trademarks of their respective holders. Document #: 38-06024 Rev. *C © Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product ...

Page 28

... Document Title: CY7C43643AV/CY7C43663AV/CY7C43683AV 3.3V 1K/4K/16K x36 Unidirectional Synchronous FIFO with Bus Matching Document Number: 38-06024 Issue REV. ECN NO. Date ** 107253 05/23/01 *A 109944 01/10/02 *B 117210 08/26/02 *C 122276 12/26/02 Document #: 38-06024 Rev. *C Orig. of Change Description of Change SZV Change from Spec 38-00776 to 38-06024 FSG Preliminary to final OOR Added footnote to retransmit timing ...