UPD8870CY Renesas Electronics Corporation., UPD8870CY Datasheet
UPD8870CY
Related parts for UPD8870CY
UPD8870CY Summary of contents
Page 1
PIXELS × × × × 3 COLOR CCD LINEAR IMAGE SENSOR DESCRIPTION The µ PD8870 is a color CCD (Charge Coupled Device) linear image sensor which changes optical images to electrical signal and has the function of color separation. ...
Page 2
BLOCK DIAGRAM V GND GND GND OUT 30 (Blue OUT 31 (Green OUT 32 (Red φ φ CLB RB 2 φ CCD analog shift register ...
Page 3
PIN CONFIGURATION (Top View) CCD linear image sensor 32-pin plastic DIP (10.16 mm (400)) • µ PD8870CY Ground GND φ Reset gate clock RB Reset feed-through level φ CLB clamp clock Ground GND φ Last stage shift register clock 1 ...
Page 4
ABSOLUTE MAXIMUM RATINGS (T Parameter Output drain voltage V OD Shift register clock voltage φ 1 Reset gate clock voltage V φ RB Reset feed-through level clamp clock V φ CLB voltage Transfer gate clock voltage V ...
Page 5
ELECTRICAL CHARACTERISTICS = +25° data rate ( MHz, storage time = 5.5 ms, input signal clock = 5 V φ light source : 3200 K halogen lamp + C-500S ...
Page 6
C, V INPUT PIN CAPACITANCE (T A Parameter Shift register clock pin capacitance 1 Shift register clock pin capacitance 2 Last stage shift register clock pin capacitance Reset gate clock pin ...
Page 7
TIMING CHART 1-1 (Bit clamp mode, for each color) φ φ TG1 to TG3 φ φ φ φ φ RB Note φ CLB OUT OUT Note Set the φ RB and ...
Page 8
TIMING CHART 1-2 (Line clamp mode, for each color) φ φ TG1 to TG3 φ φ φ φ φ RB Note φ CLB φ φ ( TG1 to TG3 OUT OUT ...
Page 9
TIMING CHART 2 (Bit clamp mode, for each color) φ 1 φ 2 φ 1L φ 90% φ RB 10% t7 90% φ CLB 10% RFTN V OUT Symbol t1, t2 t1’, t2’ t5, ...
Page 10
TIMING CHART 3 (Line clamp mode, for each color) φ 1 φ 2 φ 1L φ 90% φ RB 10% "H" φ CLB RFTN V OUT Symbol t1, t2 t1’, t2’ t5 ...
Page 11
TIMING CHART 4 φ φ TG1 to TG3 90% φ 1 φ 2 φ RB φ CLB (Line clamp mode) Symbol t12 t13, t14 t15, t16 t17, t18 Remark Inverse pulse of the φ TG1 to φ TG3 can be ...
Page 12
DEFINITIONS OF CHARACTERISTIC ITEMS 1. Saturation voltage : V sat Output signal voltage at which the response linearity is lost. 2. Saturation exposure : SE Product of intensity of illumination (lx) and storage time (s) when saturation of output voltage ...
Page 13
Dark signal non-uniformity : DSNU Absolute maximum of the difference between ADS and voltage of the highest or lowest output pixel of all the valid pixels at light shielding. This is calculated by the following formula. DSNU (mV) : ...
Page 14
Register imbalance : RI The rate of the difference between the averages of the output voltage of Odd and Even pixels, against the average output voltage of all the valid pixels ∑ – ...
Page 15
STANDARD CHARACTERISTIC CURVES (Reference Value) DARK OUTPUT TEMPERATURE CHARACTERISTIC 0.5 0.25 0 Operating Ambient Temperature T TOTAL SPECTRAL RESPONSE CHARACTERISTICS (without infrared cut filter and heat absorbing filter) (T 100 B ...
Page 16
APPLICATION CIRCUIT EXAMPLE + µ µ 10 F/ Ω φ Ω φ CLB 150 Ω φ 1L 4.7 Ω φ 1 4.7 Ω φ 2 4.7 Ω φ TG Cautions 1. Leave ...
Page 17
PACKAGE DRAWING µ PD8870CY CCD-LINEAR IMAGE SENSOR 32-PIN PLASTIC DIP (10.16 mm (400) ) (Unit : mm) 55.2±0.5 54.8±0.5 1st valid pixel 1 6.15±0 46.7 12.6±0.5 1.02±0.15 0.46±0 2.0 4.1±0.5 4.55±0.5 2.54±0.25 (5.42) 4.21±0.5 Name Dimensions ...
Page 18
RECOMMENDED SOLDERING CONDITIONS When soldering this product highly recommended to observe the conditions as shown below. If other soldering processes are used the soldering is performed under different conditions, please make sure to consult with our ...
Page 19
NOTES ON HANDLING THE PACKAGES 1 DUST AND DIRT PROTECTING The optical characteristics of the CCD will be degraded if the cap is scratched during cleaning. Don’t either touch plastic cap surface by hand or have any object come in ...
Page 20
Data Sheet S15328EJ2V0DS µ µ µ µ PD8870 ...
Page 21
Data Sheet S15328EJ2V0DS µ µ µ µ PD8870 21 ...
Page 22
Data Sheet S15328EJ2V0DS µ µ µ µ PD8870 ...
Page 23
NOTES FOR CMOS DEVICES 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation ...
Page 24
The information in this document is current as of September, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date ...