CAT93C46SI-TE13 ON Semiconductor, CAT93C46SI-TE13 Datasheet - Page 6

• Manufacturer Part Number: CAT93C46SI-TE13
• Manufacturer: ON Semiconductor

Specifications of CAT93C46SI-TE13

• Density: 1Kb
• Interface Type: Serial (Microwire)
• Organization: 128x8/64x16
• Access Time (max): 500ns
• Frequency (max): 500KHz
• Write Protection: Yes
• Data Retention: 100Year
• Operating Supply Voltage (typ): 3.3/5V
• Package Type: SOIC N
• Operating Temp Range: -40C to 85C
• Supply Current: 3mA
• Operating Supply Voltage (min): 2.5V
• Operating Supply Voltage (max): 6V
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 8
• Lead Free Status / Rohs Status: Not Compliant

Erase
Upon receiving an ERASE command and address, the
CS (Chip Select) pin must be deasserted for a minimum
of t
clear cycle of the selected memory location. The clocking
of the SK pin is not necessary after the device has
entered the self clocking mode. The ready/busy status of
the CAT93C46 can be determined by selecting the
device and polling the DO pin. Once cleared, the content
of a cleared location returns to a logical “1” state.
Erase/Write Enable and Disable
The CAT93C46 powers up in the write disable state. Any
writing after power-up or after an EWDS (write disable)
instruction must first be preceded by the EWEN (write
enable) instruction. Once the write instruction is enabled,
it will remain enabled until power to the device is removed,
or the EWDS instruction is sent. The EWDS instruction
can be used to disable all CAT93C46 write and clear
instructions, and will prevent any accidental writing or
clearing of the device. Data can be read normally from
the device regardless of the write enable/disable status.
Figure 4. Erase Instruction Timing
Doc. No. 1087, Rev. L
DO
SK
CS
DI
CSMIN
. The falling edge of CS will start the self clocking
1
1
1
A N
A N-1
HIGH-Z
6
A 0
Erase All
Upon receiving an ERAL command, the CS (Chip Select)
pin must be deselected for a minimum of t
falling edge of CS will start the self clocking clear cycle
of all memory locations in the device. The clocking of the
SK pin is not necessary after the device has entered the
self clocking mode. The ready/busy status of the
CAT93C46 can be determined by selecting the device
and polling the DO pin. Once cleared, the contents of all
memory bits return to a logical “1” state.
Write All
Upon receiving a WRAL command and data, the CS
(Chip Select) pin must be deselected for a minimum of
t
data write to all memory locations in the device. The
clocking of the SK pin is not necessary after the device
has entered the self clocking mode.
busy status of the CAT93C46 can be determined by
selecting the device and polling the DO pin. It is not
necessary for all memory locations to be cleared before
the WRAL command is executed.
Note:
(1) With CAT93C46 Die revision H, after the last data bit has been
CSMIN
sampled, Chip Select (CS) must be brought Low before the
next rising edge of the clock(SK) in order to start the slef-timed
high voltage cycle. This is important because if the CS is
brought low before or after this specific frame window, the
addressed location will not be programmed or erased.
. The falling edge of CS will start the self clocking
t SV
t EW
STATUS VERIFY
t CS
BUSY
READY
(Note 1.)
STANDBY
t HZ
HIGH-Z
CSMIN
The ready/
. The