CY7C106B-20VC Cypress Semiconductor Corp, CY7C106B-20VC Datasheet

no-image

CY7C106B-20VC

Manufacturer Part Number
CY7C106B-20VC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C106B-20VC

Density
1Mb
Access Time (max)
20ns
Sync/async
Asynchronous
Architecture
Not Required
Clock Freq (max)
Not RequiredMHz
Operating Supply Voltage (typ)
5V
Address Bus
18b
Package Type
SOJ
Operating Temp Range
0C to 70C
Number Of Ports
1
Supply Current
75mA
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
28
Word Size
4b
Number Of Words
256K
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY7C106B-20VC
Manufacturer:
AKM
Quantity:
229
Part Number:
CY7C106B-20VC
Manufacturer:
CY
Quantity:
1 000
Part Number:
CY7C106B-20VC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
1CY7C1006B
Cypress Semiconductor Corporation
Document #: 38-05037 Rev. **
Features
Functional Description
The CY7C106B and CY7C1006B are high-performance
CMOS static RAMs organized as 262,144 words by 4 bits.
Easy memory expansion is provided by an active LOW Chip
Selection Guide
• High speed
• CMOS for optimum speed/power
• Low active power
• Low standby power
• 2.0V data retention (optional)
• Automatic power-down when deselected
• TTL-compatible inputs and outputs
Maximum Access Time (ns)
Maximum Operating
Current (mA)
Maximum Standby
Current (mA)
Logic Block Diagram
— t
— 495 mW
— 275 mW
— 100 W
A
A
A
A
A
A
A
A
A
AA
1
2
3
4
5
6
7
8
9
= 12 ns
INPUT BUFFER
512 x 512 x 4
DECODER
ARRAY
COLUMN
7C1006B-12
7C106B-12
12
90
50
POWER
DOWN
3901 North First Street
7C1006B-15
7C106B-15
15
80
30
Enable (CE), an active LOW Output Enable (OE), and
three-state drivers. These devices have an automatic pow-
er-down feature that reduces power consumption by more
than 65% when the devices are deselected.
Writing to the devices is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. Data on the four I/O
pins (I/O
fied on the address pins (A
Reading from the devices is accomplished by taking Chip En-
able (CE) and Output Enable (OE) LOW while forcing Write
Enable (WE) HIGH. Under these conditions, the contents of
the memory location specified by the address pins will appear
on the four I/O pins.
The four input/output pins (I/O
high-impedance state when the devices are deselected (CE
HIGH), the outputs are disabled (OE HIGH), or during a write
operation (CE and WE LOW).
The CY7C106B is available in a standard 400-mil-wide SOJ;
the CY7C1006B is available in a standard 300-mil-wide SOJ.
C106B–1
I/O
I/O
I/O
I/O
WE
CE
OE
7C1006B-20
3
2
1
0
7C106B-20
0
through I/O
20
75
30
San Jose
256K x 4 Static RAM
3
Pin Configuration
GND
) is then written into the location speci-
A
OE
CE
A
A
A
A
A
A
A
A
A
A
10
0
1
2
3
4
5
6
7
8
9
7C1006B-25
7C106B-25
0
CA 95134
through A
13
14
1
2
3
4
5
6
7
8
9
10
11
12
Top View
0
25
70
30
SOJ
through I/O
Revised August 24, 2001
28
27
26
25
24
23
22
21
20
19
18
17
16
15
17
C106B–2
CY7C1006B
).
I/O
WE
V
A
A
A
A
A
A
A
NC
I/O
I/O
I/O
CY7C106B
CC
17
16
15
14
13
12
11
3
2
1
0
3
) are placed in a
7C106B-35
408-943-2600
35
60
25
[+] Feedback

Related parts for CY7C106B-20VC

CY7C106B-20VC Summary of contents

Page 1

... I/O pins. The four input/output pins (I/O high-impedance state when the devices are deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE and WE LOW). The CY7C106B is available in a standard 400-mil-wide SOJ; the CY7C1006B is available in a standard 300-mil-wide SOJ. I/O 3 I/O ...

Page 2

... V [1] DC Input Voltage .................................–0. Document #: 38-05037 Rev. ** Current into Outputs (LOW)......................................... 20 mA Static Discharge Voltage .......................................... >2001V (per MIL-STD-883, Method 3015) Latch-Up Current..................................................... >200 mA Operating Range .... –0.5V to +7.0V Range + 0.5V Commercial CC Industrial + 0.5V CC CY7C106B CY7C1006B Ambient [2] Temperature + 10% – +85 C Page [+] Feedback ...

Page 3

... GND CC OUT = Max mA, OUT = 1/t MAX > > < MAX , Com’l CC – 0.3V, CC > V – 0. < 0.3V CY7C106B CY7C1006B 7C106B-15 7C106B-20 7C1006B-15 7C1006B-20 Max. Min. Max. Min. Max. Unit 2.4 2.4 V 0.4 0.4 0 2 +0.3 +0.3 +0.3 0.8 –0.3 0.8 –0.3 ...

Page 4

... Tested initially and after any design or process changes that may affect these parameters. Document #: 38-05037 Rev. ** Test Conditions MHz 5. 480 3. GND 5 pF 255 Rise Time < 1V/ns (b) C106B–3 CY7C106B CY7C1006B Max. Unit ALL INPUT PULSES 90% 90% 10% 10% Fall Time < 1V/ns C106B–4 Page [+] Feedback ...

Page 5

... Min. Max. Min. Max. Min less than less than t , and t HZCE LZCE HZOE LZOE HZWE and t . HZWE SD CY7C106B CY7C1006B 7C106B-25 7C1006B-25 7C106B-35 Max. Min. Max. Min. Max. Unit less than t for any given device. LZWE ...

Page 6

... > V – 0.3V > V – 0. < 0.3V IN DATA RETENTION MODE 4.5V V > CDR OHA DOE DATA VALID 50 CY7C106B CY7C1006B [10] Min. Max. Unit 2.0 V 250 200 s 4. C106B–5 DATA VALID C106B–6 t HZOE t HZCE HIGH IMPEDANCE 50 C106B–7 Page [+] Feedback ...

Page 7

... DATA I/O t HZOE Notes: 14 goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. 15. Data I/O is high impedance Document #: 38-05037 Rev SCE PWE t SD DATA VALID [14, 15 SCE PWE t SD DATA VALID CY7C106B CY7C1006B C106B– C106B–9 Page [+] Feedback ...

Page 8

... High Data Out Data High Z Ordering Information Speed (ns) Ordering Code 12 CY7C106B-12VC CY7C1006B-12VC 15 CY7C106B-15VC CY7C1006B-15VC CY7C106B-15VI CY7C1006B-15VI 20 CY7C106B-20VC CY7C1006B-20VC CY7C106B-20VI CY7C1006B-20VI 25 CY7C106B-25VC CY7C1006B-25VC CY7C106B-25VI CY7C1006B-25VI 35 CY7C106B-35VC CY7C106B-35VI Document #: 38-05037 Rev. ** [9, 15 SCE PWE t SD DATA VALID Mode Power-Down Read Write Selected, Outputs Disabled ...

Page 9

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. 28-Lead (300-Mil) Molded SOJ V21 28-Lead (400-Mil) Molded SOJ V28 CY7C106B CY7C1006B 51-85031-B 51-85032-A ...

Page 10

... Document Title: CY7C106B, CY7C1006B 256K x 4 Static RAM Document Number: 38-05037 Issue Orig. of REV. ECN NO. Date Change ** 106831 09/17/01 SZV Document #: 38-05037 Rev. ** Description of Change Change from Spec number: 38-00955 to 38-05037 CY7C106B CY7C1006B Page [+] Feedback ...

Related keywords