CY7C1018CV33-10VC Cypress Semiconductor Corp, CY7C1018CV33-10VC Datasheet
CY7C1018CV33-10VC
Specifications of CY7C1018CV33-10VC
Related parts for CY7C1018CV33-10VC
CY7C1018CV33-10VC Summary of contents
Page 1
... I/O pins. The eight input/output pins (I/O high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW). The CY7C1018CV33 is available in a standard 300-mil-wide SOJ. I/O 0 I/O 1 ...
Page 2
... Ind’ MAX , Comm’ – 0.3V, CC Ind’l – 0.3V, CC < 0.3V Test Conditions T = 25° MHz 3.3V CC CY7C1018CV33 -15 Unit Ambient Temperature V CC 3.3V ± 10% 0°C to +70°C 3.3V ± 10% –40°C to +85°C –12 –15 Min. Max. Min. ...
Page 3
... The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t Document #: 38-05131 Rev. *D [4] ALL INPUT PULSES 3.0V 90% 10% GND Rise Time: 1 V/ns [5] -10 Min. Max. Min less than less than t , and t HZCE LZCE HZOE LZOE HZWE HZWE CY7C1018CV33 90% 10% Fall Time: 1 V/ns (b) -12 -15 Max. Min. Max. Unit ...
Page 4
... Data I/O is high impedance 15 goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. Document #: 38-05131 Rev OHA DOE DATA VALID 50 SCE SA t SCE PWE t SD DATA VALID CY7C1018CV33 DATA VALID t HZOE t HZCE HIGH IMPEDANCE t PD ICC 50% ISB Page [+] Feedback ...
Page 5
... During this period the I/Os are in the output state and input signals should not be applied. Document #: 38-05131 Rev. *D [14, 15 SCE PWE t SD DATA VALID IN [10, 15 SCE PWE t SD DATA VALID Mode 7 Power-down Read Write Selected, Outputs Disabled CY7C1018CV33 LZWE Power Standby ( Active ( Active ( Active ( Page [+] Feedback ...
Page 6
... Ordering Information Speed (ns) Ordering Code 10 CY7C1018CV33-10VC 12 CY7C1018CV33-12VC CY7C1018CV33-12VXI 15 CY7C1018CV33-15VXC Package Diagram All product and company names mentioned in this document are the trademarks of their respective holders. Document #: 38-05131 Rev. *D © Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product ...
Page 7
... Document History Page Document Title: CY7C1018CV33 128K x 8 Static RAM Document Number: 38-05131 Issue REV. ECN NO. Date ** 109426 12/14/01 *A 113432 04/10/02 *B 115046 05/30/02 *C 116476 09/16/02 *D 493543 See ECN Document #: 38-05131 Rev. *D Orig. of Change Description of Change HGK New Data Sheet NSL AC Test Loads split based on speed ...