CY7C09089-6AC Cypress Semiconductor Corp, CY7C09089-6AC Datasheet
CY7C09089-6AC
Specifications of CY7C09089-6AC
Available stocks
Related parts for CY7C09089-6AC
CY7C09089-6AC Summary of contents
Page 1
... Features • True dual-ported memory cells which allow simulta- neous access of the same memory location • Six Flow-Through/Pipelined devices — 64K x 8/9 organizations (CY7C09089/189) — 128K x 8/9 organizations (CY7C09099/199) • Three Modes — Flow-Through — Pipelined — Burst • Pipelined output mode on both ports allows fast 100- MHz cycle time • ...
Page 2
... Functional Description The CY7C09089/99 and CY7C09189/99 are high-speed syn- chronous CMOS 64K and 128K x 8/9 dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory. isters on control, address, and data lines allow for minimal set- up and hold times ...
Page 3
... NC 17 CE0L 18 CE1L 19 CNTRSTL 20 R/WL 21 OEL 22 [6] 23 FT/PIPEL Notes: 5. This pin is NC for CY7C09089. 6. For CY7C09089, pin #23 connected to V through device. Document #: 38-06039 Rev. *A 100-Pin TQFP (Top View CY7C09099 (128K x 8) CY7C09089 (64K equivalent to an IDT x8 pipelined device; connecting pin #23 and #53 to GND is equivalent to an IDT x8 flow- ...
Page 4
... CY7C09089/99 CY7C09089/99 CY7C09189/99 CY7C09189/99 [ 100 83 6.5 7.5 250 235 45 40 0.05 0.05 CY7C09089/99 CY7C09189/ A7R 72 A8R 71 A9R 70 A10R 69 A11R 68 A12R 67 A13R 66 A14R 65 A15R 64 A16R 63 GND CE0R 57 CE1R 56 CNTRSTR 55 R/WR 54 OER 53 FT/PIPER 52 GND CY7C09089/99 CY7C09089/99 CY7C09189/99 CY7C09189/ 215 35 0.05 [7] - 195 30 0.05 Page ...
Page 5
... –I/O for x8 devices; I/O –I Output Current into Outputs (LOW)............................. 20 mA Static Discharge Voltage ........................................... >2001V Latch-Up Current...................................................... >200mA Operating Range Range Commercial [9] Industrial CY7C09089/99 CY7C09189/99 AND CE must be asserted MAX for x9 devices). 8 Ambient Temperature V CC 0°C to +70°C 5V 10% 40°C to +85°C ...
Page 6
... Com’l. 0.05 0.5 0.05 [9] Ind. Com’l. 160 200 145 [9] Ind. Description Test Conditions T = 25° MHz 5.0V CC AND CE 0 CY7C09089/99 CY7C09189/99 CY7C09089/99 CY7C09189/99 -9 -12 2.4 2.4 0.4 0.4 2.2 2.2 0.8 0 420 210 350 195 245 410 105 35 95 ...
Page 7
... Note: 11. Test Conditions pF. Document #: 38-06039 Rev 250 TH OUTPUT (b) Thévenin Equivalent (Load 1) [11] 3.0V GND = 1. Capacitance (pF) (b) Load Derating Curve CY7C09089/99 CY7C09189/99 5V OUTPUT 1.4V TH (c) Three-State Delay (Load 2) (Used for CKLZ OLZ including scope and jig) ALL INPUT PULSES 90% 90% 10% 10% ...
Page 8
... Test conditions used are Load 2. 13. This parameter is guaranteed by design, but is not production tested. Document #: 38-06039 Rev. *A CY7C09089/99 CY7C09189/99 [ Min. Max. Min. Max. Min 100 6.5 7.5 12 6 6.5 7 CY7C09089/99 CY7C09189/99 -12 Max. Min. Max. Unit 40 33 MHz 67 50 MHz Page ...
Page 9
... CD1 Q n [14, 15, 16, 17 CYC2 t CL2 A A n+1 t CD2 Q t CKLZ = following the next rising edge of the clock constantly loads the address on the rising edge of the CLK. Numbers are for reference only. IL CY7C09089/99 CY7C09189/ n+2 n+3 t CKHZ Q Q n+1 n OHZ OLZ ...
Page 10
... CWDD Document #: 38-06039 Rev. *A CL2 CD2 HC CD2 [20, 21, 22, 23 MATCH CD1 CWDD . for the left port, which is being written to. IH CY7C09089/99 CY7C09189/ CD2 CKHZ CKLZ CD2 CKHZ CKLZ NO NO MATCH t CD1 VALID >maximum specified, then data is not CWDD CCS CKHZ CD2 ...
Page 11
... During “No Operation,” data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity. Document #: 38-06039 Rev. *A [17, 24, 25, 26 n+1 n CD2 CKHZ Q n READ NO OPERATION [17, 24, 25, 26 n+1 n+2 n n+2 n+3 t CD2 OHZ READ WRITE . IH CY7C09089/99 CY7C09189/ n+3 n CKLZ WRITE READ A A n+4 n CKLZ CD2 READ Page CD2 Q n+3 Q n+4 ...
Page 12
... OUT OE Document #: 38-06039 Rev. *A [15, 18, 24, 25 n+1 n CD1 CKHZ NO READ OPERATION [15, 18, 24, 25 n OHZ READ CY7C09089/99 CY7C09189/ n+2 n n+2 t CD1 Q n CKLZ DC WRITE READ A A n+3 n CD1 CKLZ WRITE READ A n+4 t CD1 A n+5 t CD1 n+4 Page ...
Page 13
... R/W and CNTRST = Document #: 38-06039 Rev. *A [27] t SAD t SCN t CD2 READ WITH COUNTER [27 n+1 READ WITH COUNTER . IH CY7C09089/99 CY7C09189/99 t HAD t HCN Q n+1 n+2 COUNTER HOLD READ WITH COUNTER t t SAD HAD t t SCN HCN Q n+2 READ COUNTER HOLD WITH COUNTER Q n+3 Q ...
Page 14
... The “Internal Address” is equal to the “External Address” when ADS = V Document #: 38-06039 Rev n n+1 n+1 WRITE WITH WRITE COUNTER COUNTER HOLD . IH and equals the counter output when ADS = V IL CY7C09089/99 CY7C09189/99 [28, 29 n+2 n n+2 n+3 WRITE WITH COUNTER . IH A n+4 ...
Page 15
... HRST CNTRST t SD DATA IN DATA OUT COUNTER RESET Notes: 30 31. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset. Document #: 38-06039 Rev. *A [17, 24, 30, 31 WRITE READ ADDRESS 0 ADDRESS 0 CY7C09089/99 CY7C09189/ n READ READ ADDRESS 1 ADDRESS n Page n ...
Page 16
... CNTRST I/O Mode Reset out( out( out( Increment out(n+ CY7C09089/99 CY7C09189/99 –I/O Operation 8 [35] Deselected [35] Deselected Write IN [33] Read Outputs Disabled Operation Counter Reset to Address 0 Load Address Load into Counter Hold External Address Blocked—Counter Disabled Counter Enabled—Internal Address Generation ...
Page 17
... Ordering Information 64K x8 Synchronous Dual-Port SRAM Speed (ns) Ordering Code [1] 6.5 CY7C09089-6AC 7.5 CY7C09089-7AC 9 CY7C09089-9AC 12 CY7C09089-12AC 128K x8 Synchronous Dual-Port SRAM Speed (ns) Ordering Code 6.5 CY7C09099-6AC 7.5 CY7C09099-7AC 9 CY7C09099-9AC CY7C09099-9AI 12 CY7C09099-12AC 64K x9 Synchronous Dual-Port SRAM Speed (ns) Ordering Code 6.5 CY7C09189-6AC 7.5 CY7C09189-7AC 9 CY7C09189-9AC ...
Page 18
... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. CY7C09089/99 CY7C09189/99 ...
Page 19
... Document Title: CY7C09089/99, CY7C09189/99 64K/128K x 8/9 Synchronous Dual Port Static RAM Document Number: 38-06039 Issue REV. ECN NO. Date ** 110187 10/21/01 *A 122289 12/27/02 Document #: 38-06039 Rev. *A Orig. of Change Description of Change SZV Change from Spec number: 38-00663 to 38-06039 RBI Added power up information to maximum ratings information. ...