QT113-DG Atmel, QT113-DG Datasheet
QT113-DG
Specifications of QT113-DG
Related parts for QT113-DG
QT113-DG Summary of contents
Page 1
... Copyright 1999-2004 QRG Ltd C HARGE Appliance control Security systems AVAILABLE OPTIONS T SOIC + + QT113-ISG QProx™ QT113 -T T RANSFER OUCH Vdd 1 Out 2 Opt1 3 Opt2 4 Access systems Elevator buttons Pointing devices Consumer devices 8-PIN DIP QT113- ENSOR 8 Vss 7 Sns2 6 Sns1 5 Gain R1.05/0405 ...
Page 2
... The QT switches and charge measurement hardware functions are all internal to the QT113 (Figure 1-2). A 14-bit single-slope switched capacitor ADC includes both the required QT charge and transfer switches in a configuration that provides direct ADC conversion. The ADC is designed to ...
Page 3
... Cx lower to reduce loading and keep gain high. 1.3.5 S ENSITIVITY The QT113 can be set for one of 2 gain levels using option pin 5 (Table 1-1). This sensitivity change is made by altering the internal numerical threshold level required for a detection. Note that sensitivity is also a function of other things: like the ...
Page 4
... Sense Sense wire U ns hielded Electrode 2 - QT113 SPECIFICS 2.1 SIGNAL PROCESSING The QT113 processes all signals using 16 bit math, using a number of algorithms pioneered by Quantum. The algorithms are specifically designed to provide for high 'survivability' in the face of numerous adverse environmental changes. 2.1 RIFT ...
Page 5
... Out to ground (Figure 2-5). 2.2.4 O The QT113’s `output is active low and can sink up to 5mA of non-inductive current inductive load is used, such as a small relay, the load should be diode clamped to prevent damage. When set to operate in a proximity mode (at high gain) the current should be limited to 1mA to prevent gain 0.01µ ...
Page 6
... If the power supply is shared with another electronic system, care should be taken to assure that the supply is free of digital spikes, sags, and surges which can adversely affect the QT113. The QT113 will track slow changes in Vdd, but it can be affected by rapid voltage steps. if desired, the supply can be regulated using a conventional low current regulator, for example CMOS regulators that have low quiescent currents ...
Page 7
... ESD PROTECTION The QT113 includes internal diode protection on its pins to absorb and protect the device from most induced discharges 20mA. The electrode should always be insulated against direct ESD; a glass or plastic panel is usually enough as a barrier to ESD ...
Page 8
ABSOLUTE MAXIMUM SPECIFICATIONS Operating temp ...
Page 9
DC SPECIFICATIONS Vdd = 3.0V 10nF 5pF, T Parameter Description DD DD DDS Note 2: Figure 4-1 - Typical Threshold Sensitivity vs. Cx, High Gain, at Selected Values ...
Page 10
MECHANICAL SYMBOL Min a 6.096 A 7.62 M 9.017 m 7.62 Q 0.889 P 0.254 L 0.355 L1 1.397 F 2.489 R 3.048 r 0.381 S 3.048 7.62 x 8.128 Y 0.203 SYMBOL Min M 4.800 ...
Page 11
... ORDERING INFORMATION PART QT113-DG QT113-ISG lQ TEMP RANGE PACKAGE 0 - 70C PDIP Lead-Free -40 - 85C SOIC-8 Lead-Free 11 MARKING QT113-G QT1 + FG or QT113-IG R1.05/0405 ...
Page 12
Tel: +44 (0)23 8056 5600 Fax: +44 (0)23 80565600 Copyright © 2001-2004 QRG Ltd. All rights reserved Corporate Headquarters 1 Mitchell Point Ensign Way, Hamble SO31 4RF Great Britain www.qprox.com North America 651 Holiday Drive Bldg 300 ...