STMPE1600QTR STMicroelectronics, STMPE1600QTR Datasheet - Page 8

IC EXPANDER 16BIT 24QFN

STMPE1600QTR

Manufacturer Part Number
STMPE1600QTR
Description
IC EXPANDER 16BIT 24QFN
Manufacturer
STMicroelectronics
Series
Xpander Logic™r
Datasheet

Specifications of STMPE1600QTR

Interface
I²C
Number Of I /o
16
Interrupt Output
Yes
Frequency - Clock
400kHz
Voltage - Supply
1.65 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
*
Includes
POR
Memory Size
16 bit
Interface Type
I2C
Maximum Clock Frequency
400 KHz
Supply Voltage (max)
3.6 V
Supply Voltage (min)
1.65 V
Maximum Operating Current
500 uA
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-10665-2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STMPE1600QTR
Manufacturer:
ST
0
Part Number:
STMPE1600QTR
Manufacturer:
ST
Quantity:
20 000
I2C features
3
8/26
I
The features that are supported by the I
Start condition
A Start condition is identified by a falling edge of SDA while SCL is stable at high state. A
Start condition must precede any data/command transfer. The device continuously monitors
for a Start condition and will not respond to any transaction unless one is encountered.
Stop condition
A Stop condition is identified by a rising edge of SDA while SCL is stable at high state. A
Stop condition terminates communication between the slave device and bus master. A read
command that is followed by NoAck can be followed by a Stop condition to force the slave
device into idle mode. When the slave device is in idle mode, it is ready to receive the next
I2C transaction. A Stop condition at the end of a write command stops the write operation to
registers.
Acknowledge bit
The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter
releases the SDA after sending eight bits of data. During the ninth bit, the receiver pulls the
SDA low to acknowledge the receipt of the eight bits of data. The receiver may leave the
SDA in high state if it would to not acknowledge the receipt of the data.
Data input
The device samples the data input on SDA on the rising edge of the SCL. The SDA signal
must be stable during the rising edge of SCL and the SDA signal must change only when
SCL is driven low.
2
C features
I
Operates from 1.65 V to 3.6 V
Compliant to Philips I
Supports standard (up to 100Kbps) and fast (up to 400Kbps) modes
7-bit and 10-bit device addressing modes with up to 8 slave device addresses
General call
Start/Restart/Stop
Address up to 8 STMPE1600 devices via I
2
C slave device
Doc ID 16938 Rev 1
2
C specification version 2.1
2
C interface are as below:
2
C
STMPE1600

Related parts for STMPE1600QTR