ADV7194KSTZ Analog Devices Inc, ADV7194KSTZ Datasheet - Page 44

IC ENCODER VIDEO EXT-10 80-LQFP

ADV7194KSTZ

Manufacturer Part Number
ADV7194KSTZ
Description
IC ENCODER VIDEO EXT-10 80-LQFP
Manufacturer
Analog Devices Inc
Type
Video Encoderr
Datasheet

Specifications of ADV7194KSTZ

Applications
DVD, PC Video, Multimedia
Voltage - Supply, Analog
3.3 V ~ 5 V
Voltage - Supply, Digital
3.3 V ~ 5 V
Mounting Type
Surface Mount
Package / Case
80-LQFP
Input Format
Digital
Output Format
Analog
Supply Voltage Range
3.15V To 3.6V
Operating Temperature Range
0°C To +70°C
Tv / Video Case Style
LQFP
No. Of Pins
80
Msl
MSL 1 - Unlimited
Svhc
No SVHC
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-ADV7194EB - BOARD EVAL FOR ADV7194
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV7194KSTZ
Manufacturer:
ADI
Quantity:
393
Part Number:
ADV7194KSTZ
Manufacturer:
ADI
Quantity:
717
Part Number:
ADV7194KSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV7194KSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADV7194
BRIGHTNESS DETECT REGISTER
(Address (SR5–SR0) = 34H)
The Brightness Detect Register is an 8-bit-wide register used only
to read back data in order to monitor the brightness/darkness of
the incoming video data on a field-by-field basis. The brightness
information is read from the I
the color controls or the gamma correction controls may be
adjusted.
The luma data is monitored in the active video area only. The
average brightness I
every VSYNC signal.
OUTPUT CLOCK REGISTER (OCR9–0)
(Address (SR4–SR0) = 35H)
The Output Clock Register is an 8-bit-wide register. Figure 93
shows the various operations under the control of this register.
2
C register is updated on the falling edge of
ZERO MUST BE
WRITTEN TO
THIS BIT
2
OCR07
OCR07
C and based on this information,
OCR06
OCR06 – OCR04
ONE MUST BE
WRITTEN TO
THESE BITS
OCR05
OCR04
OCR BIT DESCRIPTION
Reserved (OCR00)
A Logic 0 must be written to this bit.
CLKOUT Pin Control (OCR01)
This bit enables the CLKOUT pin when set to 1 and, there-
fore, outputs a 54 MHz clock generated by the internal PLL.
The PLL and 4× Oversampling have to be enabled for this con-
trol to take effect, (MR61 = 0; MR16 = 1).
Reserved (OCR02–OCR03)
A Logic 0 must be written to these bits.
Reserved (OCR04–OCR06)
A Logic 1 must be written to these bits.
Reserved (OCR07)
A Logic 0 must be written to this bit.
OCR03
ZERO MUST BE
OCR03 – OCR02
WRITTEN TO
THESE BITS
OCR02
OCR01
0
1
PIN CONTROL
CLKOUT
OCR01
ENSABLED
DISABLED
ZERO MUST BE
WRITTEN TO
THIS BIT
OCR00
OCR00

Related parts for ADV7194KSTZ