DP83848CVVX/NOPB National Semiconductor, DP83848CVVX/NOPB Datasheet - Page 42

TXRX ETHERNET PHYTER 48-LQFP

DP83848CVVX/NOPB

Manufacturer Part Number
DP83848CVVX/NOPB
Description
TXRX ETHERNET PHYTER 48-LQFP
Manufacturer
National Semiconductor
Type
Transceiverr
Datasheet

Specifications of DP83848CVVX/NOPB

Number Of Drivers/receivers
1/1
Protocol
Ethernet
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
48-LQFP
For Use With
DP83848C-POE-EK - BOARD EVALUATION DP83848CDP83848C-MAU-EK - BOARD EVALUATION DP83848C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
DP83848CVVX

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DP83848CVVX/NOPB
Manufacturer:
MICROCHIP
Quantity:
1 000
Part Number:
DP83848CVVX/NOPB
Manufacturer:
TI
Quantity:
107
Part Number:
DP83848CVVX/NOPB
Manufacturer:
NS
Quantity:
4 000
Part Number:
DP83848CVVX/NOPB
Manufacturer:
TI/NS
Quantity:
7
Part Number:
DP83848CVVX/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83848CVVX/NOPB
Manufacturer:
TI
Quantity:
2 000
Part Number:
DP83848CVVX/NOPB
Manufacturer:
TI
Quantity:
5 000
Part Number:
DP83848CVVX/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
DP83848CVVX/NOPB
0
www.national.com
7.1.1 Basic Mode Control Register (BMCR)
Bit
15
14
13
12
11
10
9
8
Auto-Negotiation
Speed Selection
Restart Auto-
Duplex Mode
Power Down
Negotiation
Bit Name
Loopback
Enable
Isolate
Reset
Table 12. Basic Mode Control Register (BMCR), address 0x00
Strap, RW
Strap, RW
Strap, RW
0, RW/SC
0, RW/SC
Default
0, RW
0, RW
0, RW
Reset:
1 = Initiate software Reset / Reset in Process.
0 = Normal operation.
This bit, which is self-clearing, returns a value of one until the reset
process is complete. The configuration is re-strapped.
Loopback:
1 = Loopback enabled.
0 = Normal operation.
The loopback function enables MII transmit data to be routed to the MII
receive data path.
Setting this bit may cause the descrambler to lose synchronization and
produce a 500 s “dead time” before any valid data will appear at the
MII receive outputs.
Speed Select:
When auto-negotiation is disabled writing to this bit allows the port
speed to be selected.
1 = 100 Mb/s.
0 = 10 Mb/s.
Auto-Negotiation Enable:
Strap controls initial value at reset.
1 = Auto-Negotiation Enabled - bits 8 and 13 of this register are ig-
nored when this bit is set.
0 = Auto-Negotiation Disabled - bits 8 and 13 determine the port speed
and duplex mode.
Power Down:
1 = Power down.
0 = Normal operation.
Setting this bit powers down the PHY. Only the register block is en-
abled during a power down condition. This bit is OR’d with the input
from the PWR_DOWN/INT pin. When the active low
PWR_DOWN/INT pin is asserted, this bit will be set.
Isolate:
1 = Isolates the Port from the MII with the exception of the serial man-
agement.
0 = Normal operation.
Restart Auto-Negotiation:
1 = Restart Auto-Negotiation. Re-initiates the Auto-Negotiation pro-
cess. If Auto-Negotiation is disabled (bit 12 = 0), this bit is ignored. This
bit is self-clearing and will return a value of 1 until Auto-Negotiation is
initiated, whereupon it will self-clear. Operation of the Auto-Negotiation
process is not affected by the management entity clearing this bit.
0 = Normal operation.
Duplex Mode:
When auto-negotiation is disabled writing to this bit allows the port Du-
plex capability to be selected.
1 = Full Duplex operation.
0 = Half Duplex operation.
42
Description

Related parts for DP83848CVVX/NOPB