KSZ8001L Micrel Inc, KSZ8001L Datasheet

Page 1

General Description The KS8001 is a 10BASE-T/100BASE-TX/FX Physical Layer Transceiver, operating the core at 1.8 volts to meet low voltage and low power requirements. The solution provides MII/RMII/SMII interfaces to transmit and receive data. A unique mixed-signal design extends signaling ...

Page 2

... Single 3.3V power supply with built-in 1.8V regulator (‘L’ parts) • 48 Pin LQFP, 48 Pin SSOP, 48 Pin QFN (targeted) May 2005 – SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE MICREL CONFIDENTIAL. DO NOT DISTRIBUTE. Ordering Information Part Temp. Number Range o o KS8001L 0 – KSZ8001L 0 – KS8001LI - 40 – KS8001S 0 – KSZ8001S 0 – ...

Page 3

KS8001 Revision History Revision Date 25 Mar 2004 PRELIMINARY 0.8 9 Aug 2004 0.81 17 Sep 2004 0.82 25 Jan 2005 1.00 31 Mar 2005 1.01 16 May 2005 May 2005 – SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE MICREL CONFIDENTIAL. ...

Page 4

KS8001 Table of Contents Pin Description .................................................................................................................................................................................... 6 Strapping Options ............................................................................................................................................................................. 10 Pin Configuration .............................................................................................................................................................................. 11 Functional Description...................................................................................................................................................................... 12 100BASE-TX Transmit .................................................................................................................................................................... 12 100BASE-TX Receive ..................................................................................................................................................................... 12 PLL Clock Synthesizer .................................................................................................................................................................... 12 Scrambler/De-scrambler (100BASE-TX only).................................................................................................................................. 12 10BASE-T Transmit......................................................................................................................................................................... 12 10BASE-T ...

Page 5

KS8001 Register 5h – Auto-Negotiation Link Partner Ability......................................................................................................................... 27 Register 6h – Auto-Negotiation Expansion ...................................................................................................................................... 27 Register 7h – Auto-Negotiation Next Page ...................................................................................................................................... 28 Register 8h – Link Partner Next Page Ability................................................................................................................................... 28 Register 15h – RXER Counter......................................................................................................................................................... 28 Register ...

Page 6

KS8001 Pin Description Pin Number Pin Name 1 MDIO 2 MDC 3 RXD3/ PHYAD1 4 RXD2/ PHYAD2 5 RXD1/ RXD[1]/ PHYAD3 6 RXD0/ RXD[0]/ RX PHYAD4 7 VDDIO 8 GND 9 RXDV/ CRSDV/ PCS_LPBK 10 RXC/ SMII_SELECT 11 RXER/ RX_ER/ ...

Page 7

KS8001 Pin Number Pin Name 18 TXD1/ TXD[1]/ SYNC 19 TXD2 20 TXD3 21 COL / RMII_SELECT 22 CRS/ RMII_BTB 23 GND 24 VDDIO 25 INT#/ PHYAD0 26 LED0/ TEST 27 LED1 / SPD100/ noFEF May 2005 – SPECIFICATIONS SUBJECT ...

Page 8

KS8001 Pin Number Pin Name 28 LED2/ DUPLEX 29 LED3/ NWAYEN 30 PD# 31 VDDRX 32 RX- 33 RX+ 34 FXSD/ FXEN 35 GND May 2005 – SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE MICREL CONFIDENTIAL. DO NOT DISTRIBUTE. (Note 1) ...

Page 9

KS8001 Pin Number Pin Name 36 GND 37 REXT 38 VDDRCV 39 GND 40 TX GND VDDPLL 48 RST# Note 1: Pwr = power supply; Gnd = ground; ...

Page 10

KS8001 Strapping Options Pin Number Pin Name 6,5, PHYAD[4:1] / 4,3 RXD[0:3] 25 PHYAD0/ INT# 9 PCS_LPBK/ RXDV 10 SMII_SELECT / RXC 11 ISO / RXER 21 RMII_SELECT / COL 22 RMII_BTB/ CRS 27 SPD100 / No FEF / LED1 ...

Page 11

KS8001 Pin Configuration Top View 1 MDIO SSOP 48 2 MDC 3 RXD3/PHYAD1 RXD2/PHYAD2 4 RXD1/PHYAD3 5 RXD0/PHYAD4 6 7 VDDIO 8 GND 9 RXDV/PCS_LPBK RXC 10 KS8001S 11 RXER/ISO 12 GND 13 VDDC 14 TXER 15 TXC/REF_CLK 16 TXEN ...

Page 12

KS8001 Functional Description 100BASE-TX Transmit The 100BASE-TX transmit function performs parallel-to-serial conversion, NRZ to NRZI conversion, MLT-3 encoding and transmission. The circuitry starts with a parallel-to-serial conversion, which converts the 25 MHz, 4-bit nibbles into a 125 MHz serial bit ...

Page 13

KS8001 SQE and Jabber Function (10BASE-T only) In 10BASE-T operation, a short pulse will be put out on the COL pin after each packet is transmitted. This is required as a test of the 10BASE-T transmit/receive path and is called ...

Page 14

KS8001 Receive Clock (RXC): For 100BASE-TX links, the receive clock is continuously recovered from the line. If the link goes down, and auto-negotiation is disabled, the receive clock then operates off the master input clock (X1 or TXC). For 10BASE-T ...

Page 15

KS8001 Reference Clock (REF_CLK) REF_CLK is a continuous 50 MHz clock that provides the timing reference for CRS_DV, RXD[1:0], TX_EN, TXD[1:0], and RX_ER. REF_CLK is sourced by the MAC or an external source. Switch implementations may choose to provide REF_CLK ...

Page 16

KS8001 RMII AC Characteristics RMII Transmit Timing REF_CLK TXD[1:0] TXEN TXER Parameter REF_CLK Frequency TXEN, TXD[1:0], TX_EN, Data Setup to REF_CLK rising edge TXEN, TXD[1:0], TX_EN, Data hold from REF_CLK rising edge RMII Receive Timing REF_CLK RXD[1:0] RXDV RXER Parameter ...

Page 17

KS8001 SMII Signal Definition SMII is composed of two signals per port, a global synchronization signal, and a global 125MHz reference clock. All signals are synchronous to the clock. All SMII I/F uses a common 125MHz reference clock and SYNC ...

Page 18

KS8001 CRS RX_DV RXD0 X 0 RX_ER from previous frame X 1 One Data Byte (Two MII Data Nibble) TXD7 – 0 Encoding Inter-frame status bit RXD5 conveys the validity of the upper nibble of the byte of the previous ...

Page 19

KS8001 As far as the PHY is concerned, TXD7-0 are used to convey only packet data. To allow for a direct MAC to MAC connection, the MAC uses TXD7-0 to signal ‘status’ in between frames. TX_ER TX_EN ...

Page 20

KS8001 Timing Specification Parameter Input Setup Input Hold Output Delay May 2005 – SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE MICREL CONFIDENTIAL. DO NOT DISTRIBUTE. Min Max 1 Micrel Units KS8001 ...

Page 21

KS8001 HP Auto Crossover (Auto MDI/MDI-X) Automatic MDI/MDI-X configuration is intended to eliminate the need for crossover cables between similar devices. The assignment of pin-outs for a 10/100 BASE-T crossover function cable is shown below. This feature can eliminate the ...

Page 22

KS8001 Auto MDI/MDI-X Cross-Over Transformer Connection KS8001 features HP Auto MDI/MDI-X crossover and requires symmetric transformers that support Auto MDI/MDI-X. See Selection of Isolation Transformers for a list of transformers that support Auto MDI/MDI-X. Power Management The ...

Page 23

KS8001 LinkMD Cable Diagnostics The KS8001 utilizes time domain reflectometry (TDR) to analyze the cabling plant for common cabling problems such as open circuits, short circuits and impedance mismatches. LinkMD works by sending a pulse of known amplitude and duration ...

Page 24

KS8001 Reference Clock Connection Options KS8001 is capable of performing three different kinds of clock speed options for connecting the external reference clock depends upon the different interface of using MII/RMII/SMII. The figures below illustrate the recommended connection for using ...

Page 25

KS8001 Register Map Register No 9h-14h 15h 16h – 1ah 1bh 1ch 1dh 1eh 1fh Address Name Register 0h – Basic Control 0.15 Reset 0.14 Loop-back 0.13 Speed Select (LSB) 0.12 ...

Page 26

KS8001 Address Name Register 1h – Basic Status 1.15 100BASE-T4 1.14 100BASE-TX Full Duplex 1.13 100BASE-TX Half Duplex 1.12 10BASE-T Full Duplex 1.11 10BASE-T Half Duplex 1.10:7 Reserved 1.6 No Preamble 1.5 Auto- Negotiation Complete 1.4 Remote Fault 1.3 Auto- ...

Page 27

KS8001 Address Name 4.10 Pause 4.9 100BASE-T4 4.8 100BASE-TX Full Duplex 4.7 100BASE-TX 4.6 10BASE-T Full Duplex 4.5 10BASE-T 4.4:0 Selector Field Register 5h – Auto-Negotiation Link Partner Ability 5.15 Next Page 5.14 Acknowledge 5.13 Remote Fault 5.12 Reserved 5.11:10 ...

Page 28

KS8001 Address Name 6.4 Parallel Detection Fault 6.3 Link Partner Next Page Able 6.2 Next Page Able 6.1 Page Received 6.0 Link Partner Auto- Negotiation Able Register 7h – Auto-Negotiation Next Page 7.15 Next Page 7.14 Reserved 7.13 Message Page ...

Page 29

KS8001 Address Name Register 1bh – Interrupt Control/Status Register 1b.15 Jabber Interrupt Enable 1b.14 Receive Error Interrupt Enable 1b.13 Page Received Interrupt Enable 1b.12 Parallel Detect Fault Interrupt Enable 1b.11 Link Partner Acknowledge Interrupt Enable 1b.10 Link Down Interrupt Enable ...

Page 30

KS8001 Address Name 1d.14:13 Cable diagnostic test result 1d.12:9 Reserved 1d.8:0 Cable fault counter Register 1eh – PHY Control 1e:15:14 LED mode 1e.13 Polarity 1e.12 Far end fault detect 1e.11 MDIX/MDI state 1e:10:8 Reserved 1e:7 Remote loopback 1e:6:0 Reserved Register ...

Page 31

KS8001 Address Name 1f:14 Mdi/mdix select when auto mdi/mdix is disable 1f:13 Pairswap disable 1f.12 Energy detect 1f.11 Force link 1f.10 Power Saving 1f.9 Interrupt Level 1f.8 Enable Jabber 1f.7 Auto- Negotiation Complete 1f.6 Enable Pause (Flow-Control Result) 1f.5 PHY ...

Page 32

KS8001 Absolute Maximum Rating Storage Temperature (T ) ……………… -55° +150°C Supply Referenced to GND…… ………-0.5V to +4.0 All pins …………………………………....-0.5V to +4.0 Important: Please read the Notes at the bottom of the page. May 2005 – SPECIFICATIONS ...

Page 33

KS8001 Package Thermal Resistance ( θ Thermal Resistance Airflow Velocity (m/s) LQFP SSOP Electrical Characteristics VDD=3.3V ± 10% Symbol Parameter Total Supply Current (including TX output drive current) Normal 100BASE-TX I DD1 Normal 10BASE-T I DD2 Power Saving Mode 1 ...

Page 34

KS8001 Peak Differential Ouput V P Voltage V Output Voltage Imbalance IMB t t Rise/Fall Time r, t Clock Outputs X1, X2 Crystal Oscillator RXC Receive Clock, 100TX 100 RXC Receive Clock, 10T 10 Receive Clock Jitter TXC Transmit Clock, ...

Page 35

KS8001 Timing Diagrams seT ...

Page 36

KS8001 100BaseTX MII Transmit Timing TXC t SU2 TXEN t SU1 TXD[3:0], Data TXER In CRS TX+/TX- t TXD[3:0] Setup to TXC High SU1 t TX_ER Setup to TXC High SU2 t TXD[3:0] Hold after TXC High HD1 t TXER ...

Page 37

KS8001 100BaseTX MII Receive Timing Start of RX+/RX- Stream t CRS1 CRS RXDV RXD[3:0] RXER RXC t RXC period P t RXC pulse width WL t RXC pulse width WH t RXD[3:0], RXER, RXDV setup to rising edge of RXC ...

Page 38

KS8001 Auto Negotiation / Fast Link Pulse Timing TX+/TX- TX+/TX- t FLP burst to FLP burst BTB t FLP burst width FLPW t Clock/Data pulse width PW t Clock pulse to data pulse CTD t Clock pulse to clock pulse ...

Page 39

KS8001 Serial Management Interface Timing MDC t MD1 MDIO (Into Chip) MDIO (Out of Chip) t MDC period P t MDIO Setup to MDC (MDIO as input) MD1 t MDIO Hold after MDC (MDIO as input) MD2 t MDC to ...

Page 40

KS8001 Reset Timing Diagram Supply Voltage RST_N Strap-In Value Reset Timing Parameters Parameter Description t Stable supply voltages to reset high sr Reset Circuit Diagram Micrel recommends the following discrete reset circuit as shown in Figure 1 when powering up ...

Page 41

KS8001 Recommended Circuit for Interfacing with CPU/FPGA Reset At power-on-reset and D1 provide the necessary ramp rise time to reset the Micrel device. The reset out from CPU/FPGA provides warm reset after power up also recommend ...

Page 42

KS8001 Reference Circuit for Strapping Option Configuration The Figure shows the reference circuit for strapping option pins Reference circuits for unm anaged program m ing through LED ports May 2005 – SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE MICREL CONFIDENTIAL. DO ...

Page 43

KS8001 Selection of Isolation Transformers A 1:1 isolation transformer is required at the line interface. An isolation transformer with integrated common-mode choke is recommended for exceeding FCC requirements. The following table gives recommended transformer characteristics. Parameter Turns Ratio Open-Circuit Inductance ...

Page 44

KS8001 Package Information May 2005 – SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE MICREL CONFIDENTIAL. DO NOT DISTRIBUTE. 44 Micrel KS8001 ...