ENC28J60-I/SO Microchip Technology, ENC28J60-I/SO Datasheet - Page 7

• Manufacturer Part Number: ENC28J60-I/SO
• Description: IC ETHERNET CTRLR W/SPI 28SOIC
• Manufacturer: Microchip Technology

Specifications of ENC28J60-I/SO

• Package / Case: 28-SOIC (7.5mm Width)
• Controller Type: Ethernet Controller, MAC/10Base-T
• Interface: SPI
• Voltage - Supply: 3.1 V ~ 3.6 V
• Current - Supply: 160mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Input Voltage Range (max): 5.5 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Operating Supply Voltage: 3.1 V to 3.6 V
• Supply Current (max): 180 mA
• Data Rate: 10Mbps
• No. Of Ports: 1
• Ethernet Type: IEEE 802.3
• Interface Type: SPI
• Supply Current: 180mA
• Supply Voltage Range: 3.1V To 3.6V
• Operating Temperature Range: -40°C To +85°C
• Rohs Compliant: Yes
• Peak Reflow Compatible (260 C): No
• Leaded Process Compatible: No
• Product: Ethernet Controllers
• Standard Supported: IEEE 802.3
• Ethernet Connection Type: 10Base-T
• Digital Ic Case Style: SOIC
• No. Of Pins: 28
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: DM163024 - BOARD DEMO PICDEM.NET 2AC164123 - BOARD DAUGHTER ETH PICTAIL PLUSAC164121 - BOARD DAUGHTER PICTAIL ETHERNET
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

16. Module: PHY LEDs
17. Module: DMA
18. Module: Receive Filter
 2010 Microchip Technology Inc.
With some LEDs, the LED auto-polarity detection
circuit misdetects the connected polarity of the
LED upon Reset. As a result, the LED output pin
will sink current when it should be sourcing current
and vice versa. The LED will visually appear
inverted. For example, an LED configured to dis-
play the link status will be illuminated when no link
is present and extinguished when a link has been
established. The likelihood of a misdetection will
vary over temperature. If LEDB is misdetected, the
PHCON1.PDPXMD bit will also reset to the
incorrect state.
Work around
Place a resistor in parallel with the LED. The
resistor value needed is not critical. Resistors
between 1 k and 100 k are recommended.
Affected Silicon Revisions
If the DMA module is operated in Checksum mode
(ECON1.CSUMEN, DMAST = 1) at any time while
a packet is currently being received from the
Ethernet (ESTAT.RXBUSY = 1), the packet being
received will be aborted. The packet abort will
cause
(EIR.RXERIF) to be set, the interrupt will occur, if
enabled,
(ESTAT.BUFER) will also become set. The packet
will be permanently lost.
Work around
Do not use the DMA module to perform checksum
calculations; perform checksums in software. This
problem does not affect the DMA copy operation
(ECON1.CSUMEN = 0).
Affected Silicon Revisions
If using the Pattern Match receive filter, some
packets may be accepted that should be
rejected. Specifically, if ERXFCON.ANDOR = 0,
ERXFCON.PMEN = 1 and at least one of the
Hash Table, Magic Packet
cast or Unicast receive filters are enabled, then
packets can be accepted that do not meet any of
B1
B1
X
X
B4
B4
X
X
the
and
B5
B5
X
X
Receive
the
B7
B7
X
X
Buffer
Error
TM
, Broadcast, Multi-
Error
Interrupt
status
Flag
bit
19. Module: SPI Interface
the enabled filter criteria. This will occur if the
receive packet is less than or equal to 64+EPMO
bytes long. For typical applications using the
Pattern Match and Unicast receive filters simul-
taneously with a zero Pattern Match offset, this
will result in the reception of unwanted 64-byte
Address Resolution Protocol (ARP) broadcast
frames, among possible others.
Work around
When using the pattern match receive filter, discard
any unwanted packets in software.
Affected Silicon Revisions
When
(ECON2.PWRSV = 1), issuing the SPI System
Reset command will have no effect.
Work around
Clear the PWRSV bit and wait for the device’s
power regulator to stabilize before issuing an SPI
System Reset command.
For a device in an unknown state, the recommended
Reset sequence is:
1. Use the Bit Field Clear command and clear
2. Wait at least 300 µs for power to be restored.
3. Issue the System Reset command.
4. Wait 1 ms for the Reset to complete and to
5. Confirm that the Reset has taken place. This
Affected Silicon Revisions
B1
B1
X
X
ECON2.PWRSV (ECON2<5>).
ensure that all modules are ready to be used.
can be accomplished by reading a register and
checking for an expected Reset value. For
example, read ESTAT and confirm that the
CLKRDY bit (bit 0) is set and the unimplemented
bit (bit 3) is clear.
If one or both of these conditions are not met,
this may indicate that the ENC28J60 is not
ready yet (e.g., the microcontroller has exited
POR while ENC28J60 is still powering up). In
this case, repeat the procedure from Step 1.
B4
B4
X
X
operating
B5
B5
X
X
B7
B7
X
X
in
ENC28J60
Power
DS80349C-page 7
Save
mode