IDT79RC64V474-200DZ IDT, Integrated Device Technology Inc, IDT79RC64V474-200DZ Datasheet - Page 3

• Manufacturer Part Number: IDT79RC64V474-200DZ
• Description: IC MPU 64BIT EMB 200MHZ 128-QFP
• Manufacturer: IDT, Integrated Device Technology Inc

Specifications of IDT79RC64V474-200DZ

• Processor Type: RISC 64-Bit
• Speed: 200MHz
• Voltage: 3.3V
• Mounting Type: Surface Mount
• Package / Case: 128-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Features: -
• Other names: 79RC64V474-200DZ

supervisor, and kernel operating modes of virtual addressing to
system software. Bits in a status register determine which of these
modes is used.
layout becomes an upwardly compatible extension of the 32-bit virtual
address space layout. Figure 1 is an illustration of the address space
layout for the 32-bit virtual address operation.
controls the virtual memory system’s page mapping and consists of a
translation lookaside buffer (TLB) used for the virtual memory-mapping
subsystem.
corresponding physical addresses. The TLB is organized as 48 pairs of
even-odd entries and maps a virtual address and address space identi-
fier into the large, 64GB physical address space. To assist in controlling
the amount of mapped space and the replacement characteristics of
various memory regions, two mechanisms are provided. First, the page
size can be configured on a per-entry basis, to map a page size of 4KB
to 16MB (in increments of 4x).
TLB miss occurs. A random replacement algorithm is provided to select
a TLB entry to be written with a new mapping; however, the processor
provides a mechanism whereby a system specific number of mappings
0xFFFFFFFF
0xE0000000
0xDFFFFFFF
0xC0000000
0xBFFFFFFF
0xA0000000
0x9FFFFFFF
0x80000000
0x7FFFFFFF
0x00000000
RC64474™ RC64475™
A secure user processing environment is provided through the user,
If configured for 64-bit virtual addressing, the virtual address space
The RC64474/RC64475’s Memory Management Unit (MMU)
This large, fully associative TLB maps 96 virtual pages to their
The second mechanism controls the replacement algorithm, when a
Figure 1 Kernel Mode Virtual Addressing (32-bit Mode)
Kernel virtual address space
(kseg3)
Mapped, 0.5GB
Supervisor virtual address space
(sseg)
Mapped, 0.5GB
Uncached kernel physical address space
(kseg1)
Unmapped, 0.5GB
Cached kernel physical address space
(kseg0)
Unmapped, 0.5GB
User virtual address space
(useg)
Mapped, 2.0GB
3 of 25
can be locked into the TLB and avoid being randomly replaced, which
facilitates the design of real-time systems, by allowing deterministic
access to critical software.
protocol, and cache management algorithm for each page. However,
hardware-based cache coherency is not supported.
series through the implementation of features such as boundary scan, to
facilitate board level testing; enhanced support for SyncDRAM, to
simplify system implementation and improve performance.
designs based on IDT’s RC4640/RC4650 processors
and socket compatibility. Also, full 64-bit-family software and bus-
protocol compatibility ensures the RC64474/475 access to a robust
development tools infrastructure, allowing quicker time to market.
Development Tools
designers in the rapid development of RC64474/475 based systems.
This accessibility allows a wide variety of customers to take full advan-
tage of the device’s high-performance features while addressing today’s
aggressive time-to-market demands.
Cache Memory
and operating efficiently, on-chip instruction and data caches have been
incorporated. Each cache has its own data path and can be accessed in
the same single pipeline clock cycle.
virtually indexed, physically tagged, and word parity protected. Because
this cache is virtually indexed, the virtual-to-physical address translation
occurs in parallel with the cache access, further increasing performance
by allowing both operations to occur simultaneously. The instruction
cache provides a peak instruction bandwidth of 1000MB/sec at 250MHz.
parity protected and has a fixed 32-byte (eight words) line size. Its tag is
protected with a single parity bit. To allow simultaneous address transla-
tion and data cache access, the D-cache is virtually indexed and physi-
cally tagged. The data cache can provide 8 bytes each clock cycle, for a
peak bandwidth of 2GB/sec.
access, a “cache locking” feature has been implemented. Once
enabled, a cache is said to be locked when a particular piece of code or
data is loaded into the cache and that cache location will not be selected
later for refill by other data. This feature locks a set (8KB) of Instructions
and/or Data.
The TLB also contains information to control the cache coherency
The RC64474 and RC64475 enhance IDT’s entire RISCore4000
An array of hardware and software tools is available to assist system
To keep the RC64474 and RC64475’s high-performance pipeline full
The 16KB two-way set associative instruction cache (I-cache) is
The 16KB two-way set associative data cache (D-cache) is byte
To lock critical sections of code and/or data into the caches for quick
Table 2 lists the RC64474/475 Instruction and data cache attributes.
The RC64474/475 processors offer a direct migration path for
2.
sheet.
To ensure socket compatibility, refer to Table 8 and Table 9 at back of data
April 10, 2001
2
, through full pin