EP3C25F256I7N Altera, EP3C25F256I7N Datasheet - Page 23

IC CYCLONE III FPGA 25K 256 FBGA

EP3C25F256I7N

Manufacturer Part Number
EP3C25F256I7N
Description
IC CYCLONE III FPGA 25K 256 FBGA
Manufacturer
Altera
Series
Cyclone® IIIr

Specifications of EP3C25F256I7N

Number Of Logic Elements/cells
24624
Number Of Labs/clbs
1539
Total Ram Bits
608256
Number Of I /o
156
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-FBGA
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2411 - KIT DEV NIOS II CYCLONE III ED.544-2370 - KIT STARTER CYCLONE III EP3C25
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2543

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C25F256I7N
Manufacturer:
ALTERA32
Quantity:
1 287
Part Number:
EP3C25F256I7N
Manufacturer:
ALTERA
Quantity:
3 515
Part Number:
EP3C25F256I7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP3C25F256I7N
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP3C25F256I7N
Manufacturer:
ALTERA
Quantity:
6 000
Part Number:
EP3C25F256I7N
Manufacturer:
ALTERA
0
Part Number:
EP3C25F256I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP3C25F256I7N
0
Chapter 1: Cyclone III Device Data Sheet
Switching Characteristics
Table 1–32. Cyclone III Devices FPGA Sampling Window (SW) Requirement – Read Side
© January 2010 Altera Corporation
DDR2 SDRAM
DDR SDRAM
QDRII SRAM
DDR2 SDRAM
DDR SDRAM
QDRII SRAM
DDR2 SDRAM
DDR SDRAM
QDRII SRAM
DDR2 SDRAM
DDR SDRAM
QDRII SRAM
DDR2 SDRAM
DDR SDRAM
QDRII SRAM
Note to
(1) Column I/Os refer to top and bottom I/Os. Row I/Os refer to right and left I/Os. Wraparound mode refers to the combination of column and row
I/Os.
Memory Standard
Table
1–32:
f
External Memory Interface Specifications
Cyclone III devices support external memory interfaces up to 200 MHz. The external
memory interfaces for Cyclone III devices are auto-calibrating and easy to implement.
For more information about external memory system performance specifications,
board design guidelines, timing analysis, simulation, and debugging information,
refer to
Table 1–32
Literature: External Memory
Setup
1050
1090
580
585
785
705
675
900
785
800
765
745
945
805
880
lists the FPGA sampling window specifications for Cyclone III devices.
Column I/Os
1030
Hold
550
535
735
650
620
845
720
740
990
710
690
890
745
820
C6
C7
C8
A7
I7
Interfaces.
Setup
1065
1020
1105
690
700
805
770
795
910
930
915
855
880
955
955
Row I/Os
1005
1045
Hold
640
650
755
715
740
855
870
855
800
825
900
960
935
(Note 1)
Cyclone III Device Handbook, Volume 2
Setup
1085
1115
1185
1210
1040
1000
1130
1145
1220
1250
850
870
905
985
970
Wraparound Mode
1030
1055
1150
1075
1190
1125
1085
1160
Hold
800
820
855
930
915
985
945
1–23

Related parts for EP3C25F256I7N