EP1C4F324C6N Altera, EP1C4F324C6N Datasheet - Page 83

• Manufacturer Part Number: EP1C4F324C6N
• Description: IC CYCLONE FPGA 4K LE 324-FBGA
• Manufacturer: Altera
• Series: Cyclone®r

Specifications of EP1C4F324C6N

• Number Of Logic Elements/cells: 4000
• Number Of Labs/clbs: 400
• Total Ram Bits: 78336
• Number Of I /o: 249
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 324-FBGA
• Family Name: Cyclone®
• Number Of Logic Blocks/elements: 4000
• # I/os (max): 249
• Frequency (max): 405.2MHz
• Process Technology: 0.13um (CMOS)
• Operating Supply Voltage (typ): 1.5V
• Logic Cells: 4000
• Ram Bits: 78336
• Operating Supply Voltage (min): 1.425V
• Operating Supply Voltage (max): 1.575V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 324
• Package Type: FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-1803; EP1C4F324C6N

Figure 4–1. Dual-Port RAM Timing Microparameter Waveform
Altera Corporation
May 2008
unreg_data-out
reg_data-out
wraddress
rdaddress
rdclock
data-in
wrclock
wren
rden
doutn-2
an-1
din-1
t
t
DATASU
WERESU
doutn-1
bn
t
DATAH
din
an
Figure 4–1
shown in
t
t
t
R4
C4
LOCAL
Table 4–24. Routing Delay Internal Timing Microparameter Descriptions
t
doutn-1
WEREH
doutn
Symbol
a0
b0
Table
shows the memory waveforms for the M4K timing parameters
t
t
DATACO1
WEREH
4–23.
t
DATACO2
Delay for an R4 line with average loading; covers a distance
of four LAB columns
Delay for an C4 line with average loading; covers a distance
of four LAB rows
Local interconnect delay
a1
t
RC
doutn
dout0
a2
b1
t
t
WADDRSU
a3
WERESU
Parameter
dout0
din4
a4
b2
t
WADDRH
din5
a5
Timing Model
Preliminary
b3
din6
a6
4–13