EP1C12Q240C6 Altera, EP1C12Q240C6 Datasheet - Page 50

IC CYCLONE FPGA 12K LE 240-PQFP

EP1C12Q240C6

Manufacturer Part Number
EP1C12Q240C6
Description
IC CYCLONE FPGA 12K LE 240-PQFP
Manufacturer
Altera
Series
Cyclone®r
Datasheet

Specifications of EP1C12Q240C6

Number Of Logic Elements/cells
12060
Number Of Labs/clbs
1206
Total Ram Bits
239616
Number Of I /o
173
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-MQFP, 240-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1079

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C12Q240C6
Manufacturer:
ALTERA
Quantity:
7
Part Number:
EP1C12Q240C6
Manufacturer:
WSI
Quantity:
8
Part Number:
EP1C12Q240C6
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1C12Q240C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C12Q240C6
Manufacturer:
ALTERA
0
Part Number:
EP1C12Q240C6(05+)
Manufacturer:
ALTERA
0
Part Number:
EP1C12Q240C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C12Q240C6N
Manufacturer:
ALTERA
0
Part Number:
EP1C12Q240C6N
Manufacturer:
ALTERA
Quantity:
20 000
Part Number:
EP1C12Q240C6NAA
Manufacturer:
ALTERA
Quantity:
3 000
Cyclone Device Handbook, Volume 1
Figure 2–31. Control Signal Selection per IOE
2–44
Preliminary
Dedicated I/O
Clock [5..0]
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
io_coe
io_csclr
io_caclr
io_cce_out
io_cce_in
io_cclk
In normal bidirectional operation, you can use the input register for input
data requiring fast setup times. The input register can have its own clock
input and clock enable separate from the OE and output registers. The
output register can be used for data requiring fast clock-to-output
performance. The OE register is available for fast clock-to-output enable
timing. The OE and output register share the same clock source and the
same clock enable source from the local interconnect in the associated
LAB, dedicated I/O clocks, or the column and row interconnects.
Figure 2–32
shows the IOE in bidirectional configuration.
clk_in
clk_out
ce_in
ce_out
aclr/preset
Altera Corporation
sclr/preset
May 2008
oe

Related parts for EP1C12Q240C6