EPM3512AFI256-10 Altera, EPM3512AFI256-10 Datasheet - Page 35

IC MAX 3000A CPLD 512 256-FBGA

EPM3512AFI256-10

Manufacturer Part Number
EPM3512AFI256-10
Description
IC MAX 3000A CPLD 512 256-FBGA
Manufacturer
Altera
Series
MAX® 3000Ar
Datasheet

Specifications of EPM3512AFI256-10

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
32
Number Of Macrocells
512
Number Of Gates
10000
Number Of I /o
208
Operating Temperature
-40°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
256-FBGA
Voltage
3.0 V ~ 3.6 V
Memory Type
EEPROM
Number Of Logic Elements/cells
32
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
544-1993
EPM3512AFI256-10

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM3512AFI256-10
Manufacturer:
TOSHIBA
Quantity:
30 000
Part Number:
EPM3512AFI256-10
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM3512AFI256-10
Manufacturer:
ALTERA
0
Part Number:
EPM3512AFI256-10
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM3512AFI256-10 WWW.YIBEIIC.COM
Manufacturer:
ALTERA
0
Part Number:
EPM3512AFI256-10N
Manufacturer:
ALTERA
Quantity:
612
Part Number:
EPM3512AFI256-10N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM3512AFI256-10N
Manufacturer:
ALTERA
0
Altera Corporation
t
f
t
f
t
t
t
t
t
t
t
t
t
t
t
t
IN
IO
SEXP
PEXP
LAD
LAC
IOE
OD1
OD2
OD3
ZX1
ZX2
CNT
CNT
ACNT
ACNT
Table 22. EPM3256A External Timing Parameters
Table 23. EPM3256A Internal Timing Parameters (Part 1 of 2)
Symbol
Symbol
Input pad and buffer delay
I/O input pad and buffer delay
Shared expander delay
Parallel expander delay
Logic array delay
Logic control array delay
Internal output enable delay
Output buffer and pad delay,
slow slew rate = off
V
Output buffer and pad delay,
slow slew rate = off
V
Output buffer and pad delay,
slow slew rate = on
V
Output buffer enable delay, slow
slew rate = off V
Output buffer enable delay, slow
slew rate = off V
Minimum global clock
period
Maximum internal global
clock frequency
Minimum array clock
period
Maximum internal array
clock frequency
CCIO
CCIO
CCIO
= 3.3 V
= 2.5 V
= 2.5 V or 3.3 V
Parameter
Parameter
CCIO
CCIO
= 3.3 V
= 2.5 V
(2)
(2),
(2)
(2),
Conditions
(4)
(4)
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
MAX 3000A Programmable Logic Device Family Data Sheet
Conditions
Note (1)
126.6
126.6
Min
Min
–7
Note (1)
Max
–7
Speed Grade
7.9
7.9
Max
Speed Grade
0.9
0.9
2.8
0.5
2.2
1.0
0.0
1.2
1.7
6.2
4.0
4.5
95.2
95.2
Min
Min
–10
–10
Max
10.5
10.5
Max
1.2
1.2
3.7
0.6
2.8
1.3
0.0
1.6
2.1
6.6
5.0
5.5
Unit
MHz
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
35

Related parts for EPM3512AFI256-10