EPM3512AQC208-10 Altera, EPM3512AQC208-10 Datasheet - Page 29

IC MAX 3000A CPLD 512 208-PQFP

EPM3512AQC208-10

Manufacturer Part Number
EPM3512AQC208-10
Description
IC MAX 3000A CPLD 512 208-PQFP
Manufacturer
Altera
Series
MAX® 3000Ar
Datasheet

Specifications of EPM3512AQC208-10

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
10.0ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
32
Number Of Macrocells
512
Number Of Gates
10000
Number Of I /o
172
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
208-MQFP, 208-PQFP
Voltage
3.0 V ~ 3.6 V
Memory Type
EEPROM
Number Of Logic Elements/cells
32
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Other names
544-1175

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM3512AQC208-10
Quantity:
255
Part Number:
EPM3512AQC208-10
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM3512AQC208-10
Manufacturer:
ALTERA
0
Part Number:
EPM3512AQC208-10
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM3512AQC208-10N
Manufacturer:
ALTERA
Quantity:
42
Part Number:
EPM3512AQC208-10N
Manufacturer:
ALTERA44
Quantity:
3 415
Part Number:
EPM3512AQC208-10N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM3512AQC208-10N
Manufacturer:
ALTERA
0
Part Number:
EPM3512AQC208-10N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPM3512AQC208-10NS
Manufacturer:
ALTERA
0
Altera Corporation
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
IN
IO
SEXP
PEXP
LAD
LAC
IOE
OD1
OD2
OD3
ZX1
ZX2
ZX3
XZ
SU
H
RD
COMB
IC
EN
GLOB
PRE
CLR
Table 17. EPM3032A Internal Timing Parameters (Part 1 of 2)
Input pad and buffer delay
I/O input pad and buffer
delay
Shared expander delay
Parallel expander delay
Logic array delay
Logic control array delay
Internal output enable delay
Output buffer and pad
delay, slow slew rate = off
V
Output buffer and pad
delay, slow slew rate = off
V
Output buffer and pad
delay, slow slew rate = on
V
Output buffer enable delay,
slow slew rate = off
V
Output buffer enable delay,
slow slew rate = off
V
Output buffer enable delay,
slow slew rate = on
V
Output buffer disable delay C1 = 5 pF
Register setup time
Register hold time
Register delay
Combinatorial delay
Array clock delay
Register enable time
Global control delay
Register preset time
Register clear time
CCIO
CCIO
CCIO
CCIO
CCIO
CCIO
= 3.3 V
= 2.5 V
= 2.5 V or 3.3 V
= 3.3 V
= 2.5 V
= 2.5 V or 3.3 V
Parameter
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
C1 = 35 pF
Conditions
MAX 3000A Programmable Logic Device Family Data Sheet
Min
1.3
0.6
–4
Max
0.7
0.7
1.9
0.5
1.5
0.6
0.0
0.8
1.3
5.8
4.0
4.5
9.0
4.0
0.7
0.6
1.2
0.6
0.8
1.2
1.2
Note (1)
Speed Grade
Min
2.0
1.0
–7
Max
1.2
1.2
3.1
0.8
2.5
1.0
0.0
1.3
1.8
6.3
4.0
4.5
9.0
4.0
1.2
1.0
2.0
1.0
1.3
1.9
1.9
Min
2.8
1.3
–10
Max
10.0
1.5
1.0
3.3
5.0
1.3
2.5
1.9
2.6
1.5
4.0
1.2
0.0
1.8
2.3
6.8
5.0
5.5
1.5
1.2
2.6
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
29

Related parts for EPM3512AQC208-10