AD7868BN Analog Devices Inc, AD7868BN Datasheet - Page 11

• Manufacturer Part Number: AD7868BN
• Manufacturer: Analog Devices Inc

Specifications of AD7868BN

• Converter Type: ADC/DAC
• Resolution: 12b
• Number Of Dac's: Single
• Data Rate: 0.083MSPS
• Digital Interface Type: Serial (2-Wire)
• Pin Count: 24
• Package Type: PDIP
• Lead Free Status / Rohs Status: Compliant

MICROPROCESSOR INTERFACING
Microprocessor interfacing to the AD7868 is via a serial bus that
uses standard protocol compatible with DSP machines. The
communication interface consists of separate transmit (DAC)
and receive (ADC) sections whose operations can be either syn-
chronous or asynchronous with respect to each other. Each sec-
tion has a clock signal, a data signal and a frame or strobe pulse.
Synchronous operation means that data is transmitted from the
ADC and to the DAC at the same time. In this mode only one
interface clock is needed and this has to be the ADC clock out,
so RCLK must be connected to TCLK. For asynchronous op-
eration, DAC and ADC data transfers are independent of each
other, the ADC provides the receive clock (RCLK) while the
transmit clock (TCLK) may be provided by the processor or the
ADC or some other external clock source.
Another option to be considered with serial interfacing is the use
of a gated clock. A gated clock means that the device that is
sending the data switches on the clock when data is ready to be
transmitted and three states the clock output when transmission
is complete. Only 16 clock pulses are transmitted with the first
data bit getting latched into the receiving device on the first fall-
ing clock edge. Ideally, there is no need for frame pulses, how-
ever, the AD7868 DAC frame input (TFS) has to be driven
high between data transmissions. The easiest method is to use
RFS to drive TFS and use only synchronous interfacing. This
avoids the use of interconnects between the processor and
AD7868 frame signals. Not all processors have a gated clock
facility, Figure 16 shows an example with the DSP56000.
Table I below shows the number of interconnect lines between
the processor and the AD7868 for the different interfacing op-
tions. The AD7868 has the facility to use different clocks for
transmitting and receiving data. This option, however, only ex-
ists on some processors and normally just one clock (ADC
clock) is used for all communication with the AD7868. For sim-
plicity, all the interface examples in this data sheet use synchro-
nous interfacing and use the ADC clock (RCLK) as an input for
the DAC clock (TCLK). For a better understanding of each of
these interfaces, consult the relevant processor data sheet.
Configuration
Synchronous
Asynchronous*
Synchronous
Gated Clock
*5 LINES OF INTERCONNECT WHEN TCLK = RCLK
AD7868—DSP56000 Interface
Figure 16 shows a typical interface between the AD7868 and
DSP56000. The interface arrangement is synchronous with a
gated clock requiring only three lines of interconnect. The
REV. B
Table I. Interconnect Lines for Different Interfacing Options
6 LINES OF INTERCONNECT WHEN TCLK = P SERIAL CLK
No. of
Interconnects Signals
4
5 or 6
3
RCLK, DR, DT and RFS
(TCLK = RCLK, TFS = RFS)
RCLK, DR, RFS, DT, TFS
(TCLK = RCLK or
RCLK, DR and DT
(TCLK = RCLK, TFS = RFS)
P serial CLK)
–11–
DSP56000 internal serial control registers have to be configured
for a 16-bit data word with valid data on the first falling clock
edge. Conversion starts and DAC updating are controlled by an
external timer. Data transfers, which occur during ADC conver-
sions, are between the processor receive and transmit shift regis-
ters and the AD7868’s ADC and DAC. At the end of each
16-bit transfer the DSP56000 receives an internal interrupt indi-
cating the transmit register is empty and the receive register is
full.
AD7868—ADSP-2101/ADSP-2102 Interface
An interface which is suitable for the ADSP-2101 or the ADSP-
2102 is shown in Figure 17. The interface is configured for syn-
chronous, continuous clock operation. The LDAC is tied low so
the DAC gets updated on the sixteenth falling clock after TFS
goes low. Alternatively LDAC may be driven from a timer as
shown in Figure 16. As with the previous interface the processor
receives an interrupt after reading or writing to the AD7868 and
updates its own internal registers in preparation for the next
data transfer.
Figure 17. AD7868—ADSP-2101/ADSP-2102 Interface
*ADDITIONAL PINS OMITTED FOR CLARITY
*ADDITIONAL PINS OMITTED FOR CLARITY
DSP56000
ADSP-2101/
ADSP-2102
Figure 16. AD7868—DSP56000 Interface
SCLK
SCK
SRD
SC0
STD
RFS
TFS
DR
DT
+
+
5V
5V
4.7k
4.7k
TIMER
2k
2k
TIMER
–
5V
4.7k
4.7k
CONVST
CONTROL
RFS
RCLK
DR
TFS
TCLK
DT
LDAC
CONVST
LDAC
CONTROL
RFS
TFS
RCLK
DR
DT
TCLK
AD7868*
AD7868
AD7868*