AD5582YRVZ Analog Devices Inc, AD5582YRVZ Datasheet
AD5582YRVZ
Specifications of AD5582YRVZ
Available stocks
Related parts for AD5582YRVZ
AD5582YRVZ Summary of contents
Page 1
FEATURES 12-Bit Linearity and Monotonic AD5582 10-Bit Linearity and Monotonic AD5583 Wide Operating Range: Single Dual 5 V Supply Unipolar or Bipolar Operation Double Buffered Registers Enable Independent or Simultaneous Multichannel Update 4 ...
Page 2
AD5582/AD5583–SPECIFICATIONS ELECTRICAL CHARACTERISTICS Parameter Symbol STATIC PERFORMANCE 2 Resolution N 3 Relative Accuracy INL 3 Differential Nonlinearity DNL Zero-Scale Error V ZSE Gain Error Gain Error Full-Scale Tempco TCV REFERENCE INPUT V Input ...
Page 3
Parameter Symbol SUPPLY CHARACTERISTICS Single-Supply Voltage Range V DD Dual-Supply Voltage Range V DD Digital Logic Supply Positive Supply Current I DD Negative Supply Current I SS Power Dissipation P DISS Power Supply Sensitivity P SS NOTES ...
Page 4
AD5582/AD5583 ELECTRICAL CHARACTERISTICS Parameter Symbol LOGIC INPUTS/OUTPUTS Logic Input Low Voltage V IL Logic Input High Voltage V IH Input Leakage Current Input Capacitance C IL Output Voltage High V OH Output Voltage Low ...
Page 5
TIMING CHARACTERISTICS Parameter INTERFACE TIMING* Chip Select Write Pulse Width Chip Select Read Pulse Width Write Setup Write Hold Address Setup Address Hold Load Setup Load Hold Write Data Setup Write Data Hold Load Data Pulse Width Reset Pulse Width ...
Page 6
AD5582/AD5583 ABSOLUTE MAXIMUM RATINGS –0 + ...
Page 7
Pin No. Mnemonic Description 1 AGND1 Analog Ground for DAC A and B 2 VOB DAC B Output 3 V Positive Power Supply for DAC A and B DD1 4 V Negative Power Supply for DAC A and B SS1 ...
Page 8
AD5582/AD5583 Pin No. Mnemonic Description 1 AGND1 Analog Ground for DAC A and B 2 VOB DAC B Output 3 V Positive Power Supply for DAC A and B DD1 4 V Negative Power Supply for DAC A and B ...
Page 9
TIMING DIAGRAMS CS R/W ADDRESS LDAC DATA IN Figure 2a. Single Buffer Mode, Output Updated Individually R/W ADDRESS LDAC DATA IN Figure 2b. Double Buffer Mode, Output Updated Simultaneously, DV REV 10ns CSP t = ...
Page 10
AD5582/AD5583 CS R/W A0/ LDAC DATA IN RS Figure 2c. Data Write (Input and Output Registers) Timing CS R/W A0/A1 DATA OUT t = 20ns WCS t = 35ns 35ns 0ns = ...
Page 11
CODE (Decimal) TPC 1. AD5582 Integral Nonlinearity Error 1.0 0.8 0.6 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 –1.0 0 512 1024 1536 2048 ...
Page 12
AD5582/AD5583 1 0 REFH 0 REFL R 0 260 L 0.2 0 –0 790 L –0 390 L –0.6 RESISTIVE ...
Page 13
V = +5V 2 – –5V REFL REFL 0.5 0 –10 – (V) REFH TPC ...
Page 14
AD5582/AD5583 –100 –90 –80 –70 –60 –50 –40 –30 –20 – 100 1k FREQUENCY (Hz) TPC 19. AD5582 PSRR vs. Frequency V 200mV/DIV OUT V 200mV/DIV 5 s/DIV REF TPC 20. Small Signal Response Operating at Near ...
Page 15
FFF H 800 H 400 H 200 H 100 H 080 H 040 H 020 H 010 H 008 H 004 H 002 H 001 H 000 H 100 1k 10k 100k FREQUENCY (Hz) TPC 25. AD5582 Multiplying Bandwidth Test ...
Page 16
AD5582/AD5583 Since these DACs can be operated at high voltages, the digital signal levels are therefore controlled separately by the provision can be set as low as 2.7 V but no greater than DD DD 6.5 ...
Page 17
CS LDAC ...
Page 18
AD5582/AD5583 50k + U4 R4 AD8565 50k – 10k 10k +IN U2 ADR510 –IN +IN U3 ADR510 –IN DECOUPLING CAPS ARE OMITTED FOR CLARITY In this circuit, the inverting input of the op ...
Page 19
Thin Shrink Small Outline Package [TSSOP PIN 1 0.15 0.05 REV. A OUTLINE DIMENSIONS (RV-48) Dimensions shown in millimeters 12.60 12.50 12.40 25 6.20 6.10 6.00 8.10 BSC 24 1.20 MAX 8 0.5 0 0.27 SEATING 0.20 ...
Page 20
AD5582/AD5583 Revision History Location 8/03—Data Sheet changed from REV REV. A. Change to Figure ...