AD5258BRMZ1 Analog Devices Inc, AD5258BRMZ1 Datasheet
AD5258BRMZ1
Specifications of AD5258BRMZ1
Available stocks
Related parts for AD5258BRMZ1
AD5258BRMZ1 Summary of contents
Page 1
FEATURES Nonvolatile memory maintains wiper settings 64-position digital potentiometer Compact MSOP- × 4.9 mm C-compatible interface V pin provides increased interface flexibility LOGIC End-to-end resistance 1 kΩ, 10 kΩ, 50 kΩ, 100 kΩ Resistance tolerance stored ...
Page 2
AD5258 TABLE OF CONTENTS Features .............................................................................................. 1 Applications ....................................................................................... 1 Functional Block Diagrams ............................................................. 1 General Description ......................................................................... 1 Revision History ............................................................................... 2 Specifications ..................................................................................... 3 Electrical Characteristics ............................................................. 3 Timing Characteristics ................................................................ 5 Absolute Maximum Ratings ............................................................ 6 ESD ...
Page 3
SPECIFICATIONS ELECTRICAL CHARACTERISTICS ± 10 ± 10 LOGIC Table 1. Parameter DC CHARACTERISTICS—RHEOSTAT MODE Resistor Differential Nonlinearity 1 kΩ 10 kΩ/50 kΩ/100 kΩ Resistor Integral Nonlinearity 1 kΩ 10 ...
Page 4
AD5258 Parameter POWER SUPPLIES Power Supply Range Positive Supply Current Logic Supply Logic Supply Current Programming Mode Current (EEPROM) Power Dissipation Power Supply Rejection Ratio DYNAMIC CHARACTERISTICS Bandwidth −3 dB Total Harmonic Distortion V Settling Time W Resistor Noise Voltage ...
Page 5
TIMING CHARACTERISTICS ± 10 ± 10 LOGIC Table 2. Parameter INTERFACE TIMING CHARACTERISTICS SCL Clock Frequency t Bus-Free Time Between Stop and Start BUF t Hold ...
Page 6
AD5258 ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 3. Parameter V to GND GND MAX 1 Pulsed Continuous Digital Inputs and Output Voltage to GND ...
Page 7
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Table 4. Pin Function Descriptions Pin No. Mnemonic AD0 3 AD1 4 SDA 5 SCL 6 V LOGIC 7 GND AD0 ...
Page 8
AD5258 TYPICAL PERFORMANCE CHARACTERISTICS 5 kΩ 25°C, unless otherwise noted. DD LOGIC AB A 0.5 0.4 0.3 0.2 0.1 0 5.5V –0.1 –0.2 –0.3 –0.4 –0 ...
Page 9
CODE (Decimal) Figure 11. R-INL vs. Code vs. Temperature 0.25 0.20 0.15 0.10 –40°C +25°C 0.05 0 –0.05 –0.10 –0.15 –0.20 –0.25 ...
Page 10
AD5258 250 200 150 1k 100 50k 50 10k 0 –50 100k –100 –150 CODE (Decimal) Figure 17. Rheostat Mode Tempco (ΔR ×10 AB 120 100 50k 20 0 10k 100k ...
Page 11
FREQUENCY (Hz) Figure 23. Gain vs. Frequency vs. Code 0x20 –6 0x10 –12 0x08 –18 0x04 –24 ...
Page 12
AD5258 SCL 2 400ns/DIV Figure 27. Digital Feedthrough 1µs/DIV Figure 28. Midscale Glitch, Code 0×7F to Code 0× Figure 29. Large-Signal Settling Time Rev Page ...
Page 13
TEST CIRCUITS Figure 30 through Figure 35 illustrate the test circuits that define the test conditions used in the product specification tables DUT 1LSB = V+/ Figure 30. Test Circuit for Potentiometer ...
Page 14
AD5258 THEORY OF OPERATION The AD5258 is a 64-position digitally controlled variable resistor (VR) device. The wipers default value prior to pro- gramming the EEPROM is midscale. PROGRAMMING THE VARIABLE RESISTOR Rheostat Operation The nominal resistance ( the ...
Page 15
I C INTERFACE Note that the wiper’s default value prior to programming the EEPROM is midscale. The master initiates a data transfer by establishing a start con- dition when a high-to-low transition on the SDA line occurs while SCL ...
Page 16
AD5258 BYTE FORMATS The following generic, write, read, and store/restore control registers for the AD5258 refer to the device addresses listed in Table 5, and following is the mode/condition reference key. Start Condition ...
Page 17
READ MODES Read modes are referred to as traditional because the first two bytes for all three cases are dummy bytes that function to place the pointer toward the correct register. This is the reason for the repeat start. In ...
Page 18
AD5258 TOLERANCE READBACK MODES Table 15. Traditional Readback of Tolerance (Individually) 7-Bit Device Address (See Table Slave Address Byte 7-Bit Device Address (See Table 5) S ...
Page 19
ESD PROTECTION OF DIGITAL PINS AND RESISTOR TERMINALS The AD5258 and GND power supplies define the DD LOGIC boundary conditions for proper 3-terminal and digital input operation. Supply signals present on Terminal A, Terminal B, and ...
Page 20
AD5258 DISPLAY APPLICATIONS CIRCUITRY A special feature of the AD5258 is its unique separation of the V and V supply pins. The reason for doing this is LOGIC DD to provide greater flexibility in applications that do not always provide ...
Page 21
... OUTLINE DIMENSIONS IDENTIFIER ORDERING GUIDE 1 Model R (kΩ) AB AD5258BRMZ1 1 AD5258BRMZ1-R7 1 AD5258BRMZ10 10 AD5258BRMZ10-R7 10 AD5258BRMZ50 50 AD5258BRMZ50-R7 50 AD5258BRMZ100 100 AD5258BRMZ100-R7 100 AD5258EVAL RoHS Compliant Part. 2 The evaluation board is shipped with the 10 kΩ R 3.10 3.00 2.90 5. 3.10 4.90 3.00 4.65 1 2.90 5 PIN 1 0.50 BSC 0.95 15° ...
Page 22
AD5258 NOTES Rev Page ...
Page 23
NOTES Rev Page AD5258 ...
Page 24
AD5258 NOTES refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors). ©2005–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05029-0-5/10(C) Rev ...