AD7712AR Analog Devices Inc, AD7712AR Datasheet - Page 23

no-image

AD7712AR

Manufacturer Part Number
AD7712AR
Description
IC ADC SIGNAL COND LC2MOS 24SOIC
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD7712AR

Mounting Type
Surface Mount
Rohs Status
RoHS non-compliant
Number Of Bits
24
Sampling Rate (per Second)
1.03k
Data Interface
Serial
Number Of Converters
1
Power Dissipation (max)
45mW
Voltage Supply Source
Analog and Digital, Dual ±
Operating Temperature
-40°C ~ 85°C
Package / Case
24-SOIC (0.300", 7.50mm Width)
Peak Reflow Compatible (260 C)
No
No. Of Bits
24 Bit
Leaded Process Compatible
No
Features
Signal Conditioning
Compl. Anal. Front-end
No. Of Channels
Interface Type
Serial
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7712AR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7712ARZ
Manufacturer:
AD
Quantity:
2
Part Number:
AD7712ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Write Operation
Data can be written to either the control register or calibration
registers. In either case, the write operation is not affected by
the DRDY line, and the write operation does not have any
effect on the status of DRDY. A write operation to the control
register or the calibration register must always write 24 bits to
the respective register.
Figure 14a shows a write operation to the AD7712 with TFS
remaining low for the duration of the write operation. A0 deter-
mines whether a write operation transfers data to the control
register or to the calibration registers. This A0 signal must
remain valid for the duration of the serial write operation. As
before, the serial clock line should be low between read and
write operations. The serial data to be loaded to the AD7712
must be valid on the high level of the externally applied SCLK
signal. Data is clocked into the AD7712 on the high level of this
REV. F
SDATA (I)
SDATA (I)
SCLK (I)
Figure 14b. External Clocking Mode, Control/Calibration Register Write Operation
( TFS Returns High During Write Operation)
Figure 14a. External Clocking Mode, Control/Calibration Register Write Operation
SCLK (I)
TFS (I)
TFS (I)
A0 (I)
A0 (I)
t
32
t
32
MSB
t
35
MSB
t
26
t
35
–23–
t
t
36
26
t
27
t
SCLK signal with the MSB transferred first. On the last active
high time of SCLK, the LSB is loaded to the AD7712.
Figure 14b shows a timing diagram for a write operation to the
AD7712 with TFS returning high during the write operation
and returning low again to write the rest of the data word. Tim-
ing parameters and functions are very similar to that outlined
for Figure 14a, but Figure 14b has a number of additional times
to show timing relationships when TFS returns high in the
middle of transferring a word.
Data to be loaded to the AD7712 must be valid prior to the
rising edge of the SCLK signal. TFS should return high during
the low time of SCLK. After TFS returns low again, the next bit
of the data-word to be loaded to the AD7712 is clocked in on
next high level of the SCLK input. On the last active high time
of the SCLK input, the LSB is loaded to the AD7712.
27
BIT N
t
36
t
30
t
35
BIT N+1
LSB
t
34
t
36
t
33
AD7712

Related parts for AD7712AR