AD7688BRMZ Analog Devices Inc, AD7688BRMZ Datasheet - Page 17

• Manufacturer Part Number: AD7688BRMZ
• Description: IC ADC DIFF 16BIT 500KSPS 10MSOP
• Manufacturer: Analog Devices Inc
• Series: PulSAR®r

Specifications of AD7688BRMZ

• Data Interface: DSP, MICROWIRE™, QSPI™, Serial, SPI™
• Number Of Bits: 16
• Sampling Rate (per Second): 500k
• Number Of Converters: 1
• Power Dissipation (max): 21.5mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 10-TFSOP (0.118", 3.00mm Width)
• Resolution (bits): 16bit
• Sampling Rate: 500kSPS
• Input Channel Type: Differential
• Supply Voltage Range - Analog: 4.5V To 5.5V
• Supply Current: 1nA
• Digital Ic Case Style: SOP
• Number Of Elements: 1
• Resolution: 16Bit
• Architecture: SAR
• Sample Rate: 500KSPS
• Input Polarity: Bipolar
• Input Type: Voltage
• Rated Input Volt: ±5V
• Differential Input: Yes
• Power Supply Requirement: Single
• Single Supply Voltage (typ): 5V
• Single Supply Voltage (min): 4.5V
• Single Supply Voltage (max): 5.5V
• Dual Supply Voltage (typ): Not RequiredV
• Dual Supply Voltage (min): Not RequiredV
• Dual Supply Voltage (max): Not RequiredV
• Power Dissipation: 21.5mW
• Differential Linearity Error: ±1LSB
• Integral Nonlinearity Error: ±1.5LSB
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 10
• Package Type: MSOP
• Input Signal Type: Differential
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-AD7688CB - BOARD EVALUATION FOR AD7688
• Lead Free Status / Rohs Status: Compliant

CS MODE 3-WIRE, NO BUSY INDICATOR
This mode is usually used when a single AD7688 is connected
to an SPI-compatible digital host. The connection diagram is
shown in Figure 34 and the corresponding timing is given in
Figure 35.
With SDI tied to VIO, a rising edge on CNV initiates a
conversion, selects the CS mode, and forces SDO to high
impedance. Once a conversion is initiated, it continues to
completion irrespective of the state of CNV. For instance, it
could be useful to bring CNV low to select other SPI devices,
such as analog multiplexers, but CNV must be returned high
before the minimum conversion time and held high until the
maximum conversion time to avoid the generation of the BUSY
signal indicator. When the conversion is complete, the AD7688
enters the acquisition phase and powers down. When CNV
goes low, the MSB is output onto SDO. The remaining data bits
are then clocked by subsequent SCK falling edges. The data is
valid on both SCK edges. Although the rising edge can be used
ACQUISITION
SDI = 1
CNV
SCK
SDO
t
CNVH
CONVERSION
t
CONV
Figure 35. CS Mode 3-Wire, No BUSY Indicator Serial Interface Timing (SDI High)
t
EN
D15
1
t
HSDO
Rev. A | Page 17 of 28
D14
2
t
CYC
ACQUISITION
to capture the data, a digital host using the SCK falling edge
allows a faster reading rate provided it has an acceptable hold
time. After the 16th SCK falling edge or when CNV goes high,
whichever is earlier, SDO returns to high impedance.
D13
t
3
ACQ
VIO
t
DSDO
SDI
t
SCKL
t
AD7688
SCKH
Figure 34. CS Mode 3-Wire, No BUSY Indicator
14
CNV
SCK
Connection Diagram (SDI High)
t
SCK
15
SDO
D1
16
D0
CONVERT
DATA IN
CLK
t
DIGITAL HOST
DIS
AD7688