ICS9248BF-96T IDT, Integrated Device Technology Inc, ICS9248BF-96T Datasheet

no-image

ICS9248BF-96T

Manufacturer Part Number
ICS9248BF-96T
Description
IC FREQ GENERATOR/BUFFER 48-SSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Frequency Generatorr
Datasheet

Specifications of ICS9248BF-96T

Input
Crystal
Output
Clock
Frequency - Max
166.5MHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
48-SSOP
Frequency-max
166.5MHz
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
9248BF-96T

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS9248BF-96T
Manufacturer:
ICS
Quantity:
636
Frequency Generator & Integrated Buffers for Celeron & PII/III™
Recommended Application:
810/810E type chipset.
Output Features:
Features:
Skew Specifications:
Block Diagram
0311D—04/23/04
2- CPUs @ 2.5V, up to 166.5MHz.
9 - SDRAM @ 3.3V, up to 155MHz including
1 free running
8 - PCICLK @ 3.3V
1 - IOAPIC @ 2.5V,
2 - 3V66MHz @ 3.3V, 2X PCI MHz
2 - 48MHz, @ 3.3V fixed.
1 - 24/48MHz, @3.3V selectable by I
1 - REF @v3.3V, 14.318MHz.
Up to 166.5MHz frequency support
Support FS0-FS3 strapping status bit for I
back.
Support power management: Through Power down
Mode from I
Spread spectrum for EMI control ( ± 0.25% center).
Uses external 14.318MHz crystal
CPU – CPU: <175ps
SDRAM - SDRAM: < 250ps
3V66 – 3V66: <175ps
PCI – PCI: <500ps
CPU-SDRAM<500ps
For group skew specifications, please refer to group
timing relationship table.
2
Integrated
Circuit
Systems, Inc.
C programming.
2
C
2
C read
Functionality
Additional
programming.
F
S
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
3
F
S
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
2
F
0
0
0
0
0
0
0
0
S
1
1
1
1
1
1
1
1
** 60K pull-up to VDD on indicated input
1
* These inputs have a 120K pull up to VDD.
1 These are double strength.
frequencies
F
S
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
6
6
7
(
C
0
0
3
4
3
3
4
4
1
2
3
3
5
M
6
8
2
48-Pin 300mil SSOP
0
3
3
5
3
7
0
0
8
4
3
7
0
P
H
8 .
0 .
5 .
3 .
0 .
7 .
0 .
7 .
3 .
0 .
0 .
0 .
0 .
7 .
0 .
0 .
U
Pin Configuration
) z
0
0
0
0
0
3
0
3
3
0
0
0
0
0
0
0
S
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
(
D
0
0
0
0
0
0
0
0
0
4
1
2
3
3
1
0
M
R
0
2
0
3
0
8
0
3
5
0
8
4
3
7
2
8
H
2 .
0 .
3 .
0 .
3 .
7 .
3 .
0 .
0 .
0 .
0 .
0 .
7 .
0 .
5 .
7 .
A
) z
selectable
M
0
0
0
0
0
5
0
0
0
0
0
0
0
0
0
5
(
6
6
6
6
6
7
6
6
7
9
7
8
8
9
7
7
3
M
6
8
6
8
6
2
6
8
0
3
8
2
9
1
5
2
V
H
8 .
0 .
8 .
6 .
8 .
5 .
8 .
6 .
0 .
3 .
6 .
6 .
1 .
3 .
0 .
5 .
6
) z
6
0
0
7
7
7
0
7
7
0
3
7
7
3
3
0
0
ICS9248-96
P
(
3
3
3
3
3
3
3
3
3
4
3
4
4
4
3
3
C
M
3
4
3
4
3
6
3
4
5
6
9
1
4
5
7
6
I
H
C
4 .
0 .
4 .
3 .
4 .
2 .
4 .
3 .
0 .
6 .
3 .
3 .
5 .
6 .
5 .
2 .
) z
L
through
0
0
3
3
3
5
3
3
0
7
3
3
7
7
0
5
K
1
=
I
2
2
2
2
O
P
(
1
1
1
1
1
1
1
1
1
1
1
1
M
C
3
0
2
2
6
7
6
7
6
8
6
7
7
9
8
8
A
I
H
3 .
6 .
2 .
8 .
7 .
0 .
7 .
1 .
7 .
1 .
7 .
1 .
5 .
6 .
7 .
1 .
C
I P
L
) z
0
0
7
3
7
0
3
7
7
8
3
5
3
2
2
2
C
K
2 /
I
2
0
I
=
3
3
3
3
3
3
3
3
3
4
3
4
4
4
3
3
C
O
(
P
M
3
4
3
4
3
6
3
4
5
6
9
1
4
5
7
6
A
C
H
4 .
0 .
4 .
3 .
4 .
2 .
4 .
3 .
0 .
6 .
3 .
3 .
5 .
6 .
5 .
2 .
I P
I
C
) z
0
0
3
3
3
5
3
3
0
7
3
3
7
7
0
5
L
C
K

Related parts for ICS9248BF-96T

ICS9248BF-96T Summary of contents

Page 1

Integrated Circuit Systems, Inc. Frequency Generator & Integrated Buffers for Celeron & PII/III™ Recommended Application: 810/810E type chipset. Output Features: • 2- CPUs @ 2.5V 166.5MHz. • SDRAM @ 3.3V 155MHz including 1 free ...

Page 2

ICS9248-96 General Description ICS9248-96 is the single chip clock solution for designs using the 810/810E style chipset. It provides all necessary clock signals for such a system. Spread spectrum may be enabled through I programming. Spread spectrum typically reduces system ...

Page 3

General I The information in this section assumes familiarity with I For more information, contact ICS for an I How to Write: • Controller (host) sends a start bit. • Controller (host) sends the write address D2 • ICS clock ...

Page 4

ICS9248-96 Serial Configuration Command Bitmap Byte0: Functionality and Frequency Select Register (default = ...

Page 5

Byte 1: Control Register (1= enable disable ...

Page 6

ICS9248-96 Shared Pin Operation - Input/Output Pins The I/O pins designated by (input/output) on the ICS9248- 96 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present ...

Page 7

PD# Timing Diagram The power down selection is used to put the part into a very low power state without turning off the power to the part. PD asynchronous active low input. This signal needs to be synchronized ...

Page 8

ICS9248-96 Absolute Maximum Ratings Core Supply Voltage . . . . . . . . . . . . . . . . . . . . 4.6 V I/O Supply Voltage . . . . . . . . ...

Page 9

Electrical Characteristics - CPU 70° 2.5 V +/-5 DDL PARAMETER SYMBOL 1 R Output Impedance DSP2B Output High Voltage V OH2B V Output Low Voltage OL2B I Output High Current OH I ...

Page 10

ICS9248-96 Electrical Characteristics - IOAPIC 70° 2.5 V +/-5 DDL PARAMETER SYMBOL 1 R Output Impedance DSP2B Output High Voltage V OH2B V Output Low Voltage OL2B I Output High Current OH ...

Page 11

Electrical Characteristics - PCI 70° 3.3 V +/-5 PARAMETER SYMBOL 1 Output Impedance R DSP1B Output High Voltage V OH1 Output Low Voltage V OL1 I Output High Current OH1 I ...

Page 12

ICS9248- INDEX INDEX AREA AREA 45° 45° Ordering Information ICS9248yF-96LF-T Example: ICS XXXX y F LF- T 0311D—04/23/04 c SYMBOL ...

Related keywords