IDTICS8523AGI03LN IDT, Integrated Device Technology Inc, IDTICS8523AGI03LN Datasheet
IDTICS8523AGI03LN
Specifications of IDTICS8523AGI03LN
Related parts for IDTICS8523AGI03LN
IDTICS8523AGI03LN Summary of contents
Page 1
G D ENERAL ESCRIPTION The ICS8523I- low skew, high performance 1-to-4 Differential-to-LVHSTL fanout buffer. The ICS8523I-03 has two selectable clock inputs.The input pairs can accept most standard differential input levels. The clock enable is internally synchronized toeliminate runt ...
Page 2
ABLE IN ESCRIPTIONS ...
Page 3
T 3A ABLE ONTROL NPUT UNCTION ...
Page 4
BSOLUTE AXIMUM ATINGS Supply Voltage Inputs Outputs Continuous Current Surge Current Package Thermal Impedance, JA Storage Temperature, T STG T 4A ABLE OWER UPPLY HARACTERISTICS S y ...
Page 5
T 4D. LVHSTL DC C ABLE HARACTERISTICS ...
Page 6
P ARAMETER 3.3V ± 5% 1.8V ± 0. DDO LVHSTL GND = 0V 3.3V C /1. ORE UTPUT OAD nQx Qx nQy Qy t sk( UTPUT KEW nCLK0, nCLK1 CLK0, CLK1 ...
Page 7
IRING THE IFFERENTIAL NPUT TO Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V generated by the bias resistors R1, R2 and C1. This bias ...
Page 8
IFFERENTIAL LOCK NPUT NTERFACE The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V SWING the V and V input requirements. Figures show PP CMR interface examples for ...
Page 9
S E CHEMATIC XAMPLE This application note provides general design guide using ICS8523I-03 LVHSTL buffer. Figure 3 shows a schematic ex- ample of the ICS8523I-03 LVHSTL Clock buffer. In this example, 1. Ohm Ohm ...
Page 10
This section provides information on power dissipation and junction temperature for the ICS8523I-03. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS8523I-03 is the sum of the core power plus the power ...
Page 11
Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVHSTL output driver circuit and termination are shown in Figure 5. F IGURE T o calculate worst case power dissipation into the ...
Page 12
ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains ...
Page 13
ACKAGE UTLINE UFFIX FOR T ABLE Reference Document: JEDEC Publication 95, MS-153 8523AGI-03 D IFFERENTIAL TSSOP EAD ACKAGE IMENSIONS ...
Page 14
ABLE RDERING NFORMATION ...
Page 15
...
Page 16
We’ve Got Your Timing Solution. 6024 Silver Creek Valley Road San Jose, CA 95138 © 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of ...