87021AMILFT IDT, Integrated Device Technology Inc, 87021AMILFT Datasheet

no-image

87021AMILFT

Manufacturer Part Number
87021AMILFT
Description
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Dividerr
Datasheet

Specifications of 87021AMILFT

Number Of Clock Inputs
1
Mode Of Operation
Differential
Output Frequency
250MHz
Output Logic Level
LVCMOS/LVTTL
Operating Supply Voltage (min)
2.375V
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.465V
Package Type
SOIC N
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
8
Lead Free Status / RoHS Status
Compliant
÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL
CLOCK GENERATOR
B
IDT
G
input levels. Guaranteed part-to-part skew characteristics make
the ICS87021I ideal for those clock distribution applications de-
manding well defined performance and repeatability.
HiPerClockS™
IC S
LOCK
ENERAL
/ ICS
F_SEL
nCLK
CLK
LVCMOS CLOCK GENERATOR
MR
D
The ICS87021I is a high perfor mance ÷1/÷2
Differential-to-LVCMOS/LVTTL Clock Generator
and a member of the HiPerClockS™ family of High
Performance Clock Solutions from IDT. The CLK,
nCLK pair can accept most standard differential
IAGRAM
D
ESCRIPTION
R
÷1
÷2
0
1
Q0
Q1
1
F
• Two single-ended LVCMOS/LVTTL outputs
• One differential CLK, nCLK input pair
• CLK, nCLK pair can accept the following differential
• Maximum output frequency: 250MHz
• Additive phase jitter, RMS: 0.18ps (typical)
• Output skew: 50ps (maximum)
• Part-to-part skew: 450ps (maximum)
• Propagation delay: 3.4ns (maximum)
• Full 3.3V or 2.5V operating supply
• -40°C to 85°C ambient operating temperature
• Availalbe in both standard (RoHS 5) and lead-free (RoHS 6)
input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
packages
EATURES
P
3.90mm x 4.90mm x 1.375mm package body
IN
A
SSIGNMENT
F_SEL
nCLK
CLK
MR
8-Lead SOIC
ICS87021I
M Package
ICS87021AMI REV. B AUGUST 26, 2008
Top View
1
2
3
4
8
7
6
5
V
Q0
Q1
GND
DD
ICS87021I

Related parts for 87021AMILFT

87021AMILFT Summary of contents

Page 1

DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR G D ENERAL ESCRIPTION The ICS87021I is a high perfor mance ÷1/÷ Differential-to-LVCMOS/LVTTL Clock Generator HiPerClockS™ and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The CLK, nCLK pair ...

Page 2

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR ABLE IN ESCRIPTIONS ...

Page 3

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR ABLE UNCTION ABLE ...

Page 4

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR BSOLUTE AXIMUM ATINGS Supply Voltage Inputs, V -0. Outputs, V -0. Package Thermal Impedance, JA Storage Temperature, T -65°C to 150°C STG T 4A. ...

Page 5

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR T 4E ABLE IFFERENTIAL HARACTERISTICS ...

Page 6

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the dBc Phase Noise. This value is normally expressed using a Phase noise ...

Page 7

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR P ARAMETER 1.65V ± LVCMOS GND -1.65V ± UTPUT OAD EST IRCUIT V DD nCLK V Cross Points PP CLK GND IFFERENTIAL ...

Page 8

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR IRING THE IFFERENTIAL NPUT TO Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V generated by the bias resistors R1, ...

Page 9

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR IFFERENTIAL LOCK NPUT NTERFACE The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both signals must meet the V V input requirements. Figures show ...

Page 10

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data ...

Page 11

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR ACKAGE UTLINE UFFIX FOR IDT ™ / ICS ™ LVCMOS CLOCK GENERATOR SOIC EAD ABLE ACKAGE IMENSIONS ...

Page 12

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR ABLE RDERING NFORMATION ...

Page 13

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR IDT ™ / ICS ™ LVCMOS CLOCK GENERATOR ...

Page 14

ICS87021I ÷1/÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT © 2008 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change ...

Related keywords