DSP56854FGE Freescale, DSP56854FGE Datasheet

Page 1

... Data Sheet Technical Data 56800E 16-bit Digital Signal Controllers DSP56854 Rev. 6 01/2007 freescale.com ...

Page 2

...

Page 3

... Interface Unit RD Enable Bus Control WR Enable CS0-CS3[3:0] or GPIOA0-GPIOA3[3:0] Freescale Semiconductor • Serial Port Interface (SPI) • 8-bit Parallel Host Interface • General Purpose 16-bit Quad Timer • JTAG/Enhanced On-Chip Emulation (OnCE™) for unobtrusive, real-time debugging • Computer Operating Properly (COP)/Watchdog Timer • ...

Page 4

... Peripheral Circuits for 56854 • General Purpose 16-bit Quad Timer* • Two (2) Serial Communication Interfaces (SCI)* • Serial Peripheral Interface (SPI) Port* • Enhanced Synchronous Serial Interface (ESSI) module* • Computer Operating Properly (COP)/Watchdog Timer 4 56854 Technical Data, Rev. 6 Freescale Semiconductor ...

Page 5

... Host Interface, Enhanced Synchronous Serial Interface (ESSI), one Serial Peripheral Interface (SPI), two Serial Communications Interfaces (SCIs), and a Quad Timer. The Host Interface, ESSI, SPI, SCI, four chip selects and quad timer can be used as General Purpose Input/Outputs (GPIOs) if its primary function is not required. Freescale Semiconductor 56854 Technical Data, Rev. 6 56854 Description 5 ...

Page 6

... Product Documentation The four documents listed in Table 1-1 the 56854. Documentation is available from local Freescale distributors, Freescale Semiconductor sales offices, Freescale Literature Distribution Centers, or online at www.freescale.com. Table 1-1 56854 Chip Documentation Topic ...

Page 7

... A high true (active high) signal is low or a low true (active low) signal is high. Examples: Signal/Symbol PIN PIN PIN PIN 1. Values for VIL, VOL, VIH, and VOH are defined by individual product specifications. Freescale Semiconductor Logic State Signal State True Asserted False Deasserted True ...

Page 8

... The following Host Interface signals are multiplexed: HRWB to HRD, HDS to HWR, HREQ to HTRQ and HACK to HRRQ. 8 Table 3-1, each table row describes the package pin and the signal or Functional Group ) DDA ) SSA = DDIO DD IO, SSIO SS IO, DDA DD ANA, 56854 Technical Data, Rev. 6 Table 2-1 Number of Pins 1 (6, 11 (6, 10 SSA SS ANA Freescale Semiconductor and ...

Page 9

... HCS (GPIOB13) HREQ (HTRQ) (GPIOB14) HACK (HRRQ) (GPIOB15) Timer TIO0 - TIO3 (GPIOG0 - G3) Module MODA, MODB, MODC Interrupt / (GPIOH0 - H2) Program Control Figure 2-1 56854 Signals Identified by Functional Group 1. Specifically for PLL, OSC, and POR. 2. Alternate pin functions are shown in parentheses. Freescale Semiconductor DDIO 11 ...

Page 10

... SS 10 Type V Power (V )—These pins provide power to the internal structures the chip, and should all be attached Ground (V )—These pins provide grounding for the internal SS SS structures of the chip and should all be attached to V 56854 Technical Data, Rev. 6 Description DD. SS. Freescale Semiconductor ...

Page 11

... V SSIO 125 V SSIO 22 V DDA 23 V SSA Freescale Semiconductor Type V Power (V )—These pins provide power for all I/O and ESD DDIO DDIO structures of the chip, and should all be attached Ground (V )—These pins provide grounding for all I/O and ESD SSIO ...

Page 12

... Table 3-1. 56854 Signal and Package Information for the 128-pin LQFP (Continued) Pin No. Signal Name A10 46 A11 57 A12 58 A13 59 A14 60 A15 67 A16 68 A17 69 A18 70 A19 71 A20 12 Type Output(Z) Address Bus (A0-A20)—These signals specify a word address for external program or data memory access. 56854 Technical Data, Rev. 6 Description Freescale Semiconductor ...

Page 13

... CS0 GPIOA0 76 CS1 GPIOA1 Freescale Semiconductor Type Input/Output(Z) Data Bus (D0-D15)—These pins provide the bidirectional data for external program or data memory accesses. Output Read Enable (RD) —is asserted during external memory read cycles. This signal is pulled high during reset. Output Write Enable (WR)— is asserted during external memory write cycles ...

Page 14

... Host Address (HD4)—This input provides data selection for HI registers. This pin is disconnected internally during reset. Input/Output Port B GPIO (4)—This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage. 56854 Technical Data, Rev. 6 Description Freescale Semiconductor ...

Page 15

... HA0 GPIOB8 83 HA1 GPIOB9 84 HA2 GPIOB10 Freescale Semiconductor Type Input Host Address (HD5)—This input provides data selection for HI registers. This pin is disconnected internally during reset. Input/Output Port B GPIO (5)—This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage. ...

Page 16

... Output Request output when the HI08 is programmed for HRMS=1 functionality and is typically used on a double-data-strobe bus. Input/Output Port B GPIO (14)—This pin is a General Purpose I/O (GPIO) pin when not configured for host port usage. 56854 Technical Data, Rev. 6 Description Freescale Semiconductor ...

Page 17

... TIO3 GPIOG3 20 IRQA 21 IRQB Freescale Semiconductor Type Input Host Acknowledge (HACK)—When the HI08 is programmed for HRMS=0 functionality (typically used on a single-data-strobe bus), this input has two functions: (1) provide a Host Acknowledge signal for DMA transfers or (2) to control handshaking and provide a Host Interrupt Acknowledge compatible with the MC68000 family processors ...

Page 18

... Serial Receive Data 1 (RXD1)—This input receives byte-oriented serial data and transfers it to the SCI 1 receive shift register. Input/Output Port E GPIO (2)—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin. 56854 Technical Data, Rev. 6 Description Freescale Semiconductor ...

Page 19

... GPIOC2 119 SC00 GPIOC3 120 SC01 GPIOC4 Freescale Semiconductor Type Output(Z) Serial Transmit Data 1 (TXD1)—This signal transmits data from the SCI 1 transmit data register. Input/Output Port E GPIO (3)—This pin is a General Purpose I/O (GPIO) pin that can individually be programmed as input or output pin. ...

Page 20

... SPI’s WOM bit when this pin is configured for SPI operation. When using Wired-OR mode, the user must provide an external pull-up device. Input/Output Port F GPIO (2)—This pin is a General Purpose I/O (GPIO) pin that can be individually programmed as input or output pin. 56854 Technical Data, Rev. 6 Description Freescale Semiconductor ...

Page 21

... TDI 51 TDO 53 TMS Freescale Semiconductor Type Input SPI Slave Select (SS)—This input pin selects a slave device before a master device can exchange data with the slave device. SS must be low before data transactions and must stay low for the duration of the transaction. The SS line of the master must be held high. ...

Page 22

... Debug Event (DE)—This is an open-drain, bidirectional, active low signal input means of entering debug mode of operation from an external command controller output means of acknowledging that the chip has entered debug mode. This pin is connected internally to a weak pull-up resistor. 56854 Technical Data, Rev. 6 Description . If the SS Freescale Semiconductor SS ...

Page 23

... Reliability of operation is enhanced if unused inputs are tied to an appropriate voltage level. Freescale Semiconductor Table 4-1 are stress ratings only, and functional operation at the CAUTION 56854 Technical Data, Rev. 6 ...

Page 24

... SSIO V – 0 0.3 SSA DDA — -40 120 °C -55 150 °C Min Max Unit 1.62 1.98 V 3.0 3.6 V 3.0 3.6 V -40 85 °C — 240 MHz — 120 MHz — 60 MHz — 240 MHz 2 4 MHz — 240 MHz 2 4 MHz Freescale Semiconductor ...

Page 25

... Input current low (pullups disabled) Input current high (pullups disabled) Output tri-state current low Output tri-state current high Output High Voltage Output Low Voltage Output High Current Output Low Current Input capacitance Output capacitance Freescale Semiconductor Table 4-3 Thermal Characteristics Symbol θ I ...

Page 26

... Technical Data, Rev. 6 ≤ 50pF –40° to +120° 120MHz Min Typ Max — 70 110 — 0.05 10 — — 1.5 — 60 120 — 2.5 2.85 — 50 — — 1.5 2.0 = 4MHz) into XTAL. All inputs 0.2V from rail; osc Freescale Semiconductor Unit μ ...

Page 27

... Figure 4-1 Maximum Run I Freescale Semiconductor 1 5 MAC Mode EMI Mode vs. Frequency (see Notes DDTOTAL 56854 Technical Data, Rev Electrical Characteristics 120 100 80 1. and 5. in Table 4-4) 27 ...

Page 28

... DDIO to rise as V ramps up. When the V DDIO with some filtering. DDIO 56854 Technical Data, Rev. 6 and V V supplies. DD DDIO, DDA V DDIO, Supplies Stable V DD Time Figure 4-3. This keeps V and V DDIO regulator begins proper DD Freescale Semiconductor V DDA DD from DD reaches DD ...

Page 29

... Tri-stated, when a bus or signal is placed in a high impedance state. • Data Valid state, when a signal level has reached V • Data Invalid state, when a signal level is in transition between V Data1 Valid Data1 Data Invalid State Data Active Freescale Semiconductor 1.8V Regulator are tested with a V maximum of 0.8 V and Low V IH ...

Page 30

... TOD_SEL bit in CGM must be set to 0 Figure 4-6 Crystal Oscillator 56854 XTAL EXTAL V GND, External DDA Clock DDA (up to 240MHz) 56854 Technical Data, Rev typical crystal oscillator circuit is Figure 4-7. The external clock , or V /2. The TOD_SEL DDA DDA , Freescale Semiconductor ...

Page 31

... External clock input rise time is measured from 10% to 90%. 3. External clock input fall time is measured from 90% to 10%. 4. Parameters listed are guaranteed by design. I External 90% 50% Clock 10 Note: The midpoint Freescale Semiconductor DDA 56854 XTAL EXTAL External V /2 DDA Clock (2-4MHz 1.62-1.98V 3.0–3.6V ...

Page 32

... DDIO DDA Symbol Min osc f 40 clk t — plls Table 4-11. 56854 Technical Data, Rev. 6 ≤ 50pF –40° to +120° 120MHz Typ Max Unit 4 4 MHz — 240 MHz Figure 4-10 shows Table 4-11 Table 4-11 should Freescale Semiconductor for ...

Page 33

... SSA Characteristic Address Valid to WR Asserted WR Width Asserted to WR Deasserted Data Out Valid to WR Asserted Valid Data Out Hold Time after WR Deasserted Valid Data Out Set Up Time to WR Deasserted Valid Address after WR Deasserted Freescale Semiconductor t ARDA t WAC t t WRRD WR t DOH t ...

Page 34

... RWSS,RWS 1.19 WWSH,RWSS 0.25 RWSS,RWSH 2 0.00 0.75 WWSS, WWSH 1.00 0.14 0.50 MDAR, BMDAR, RWSH, WWSS 0. ≤ 50pF –40° to +120° 120MHz Min Max Unit See Figure — — ns — 120T ns — ns Freescale Semiconductor Unit 4-12 4-12 4-12 4-13 ...

Page 35

... As a power saving feature, normal stop mode disables and bypasses the PLL. Stop mode will then shut down the master clock, recovery will take an extra cycle (to restart the clock), and External Clock period, For an external crystal frequency of 8MHz, ET=125 ns. Freescale Semiconductor = 1.62-1.98V 3.0– ...

Page 36

... RESET t RAZ A0–A20, D0–D15 CS, RD, WR Figure 4-12 Asynchronous Reset Timing IRQA IRQB Figure 4-13 External Interrupt Timing (Negative-Edge-Sensitive IRW 56854 Technical Data, Rev RDA First Fetch First Fetch Freescale Semiconductor ...

Page 37

... Figure 4-15 Interrupt from Wait State Timing t IW IRQA A0–A20, CS, RD, WR Figure 4-16 Recovery from Stop State Using Asynchronous Interrupt Timing Freescale Semiconductor Reset, Stop, Wait, Mode Select, and Interrupt Timing First Interrupt Instruction Execution a) First Interrupt Instruction Execution b) General Purpose I/O t IRI t IF 56854 Technical Data, Rev ...

Page 38

... C = 120MHz Max Unit See Figure 13 ns 4-18 — ns 4-18 4- 4-21 4-18 — ns 4-21 ns 4-19 13 4-20 ns 4-19 — 4-20 ns 4-19 — 4-20 — ns 4-21 — ns 4-21 4-22 — ns 4-23 4-22 — ns 4-23 4-22 — ns 4- 4-21 Freescale Semiconductor ...

Page 39

... Figure 4-18 Controller-to-Host DMA Read Mode HA HCS HDS HRW HD Figure 4-19 Single Strobe Read Mode HA HCS HWR HRD HD Freescale Semiconductor TACKDV TREQACKL TACKREQH TRADV TRADV Figure 4-20 Dual Strobe Read Mode 56854 Technical Data, Rev. 6 Host Interface Port TACKDZ TACKREQL TRADX ...

Page 40

... Figure 4-21 Host-to-Controller DMA Write Mode HA HCS HDS HRW HD Figure 4-22 Single Strobe Write Mode HA HCS HWR HRD HD 40 TDACKS TREQACKL TACKREQH TWDS TADSS TADSS TWDS TADSS TADSS Figure 4-23 Dual Strobe Write Mode 56854 Technical Data, Rev. 6 TACKDH TACKREQL TDSAH TDSAH TDSAH TDSAH Freescale Semiconductor ...

Page 41

... Disable time (hold time to high-impedance state) Slave Data valid for outputs Master Slave (after enable edge) Data invalid Master Slave Rise time Master Slave Fall time Master Slave 1. Parameters listed are guaranteed by design. Freescale Semiconductor Table 4-9 SPI Timing = 1.62-1.98V 3.0–3.6V DDIO DDA Symbol ELD t ...

Page 42

... Figure 4-25 SPI Master Timing (CPHA = held High on master MSB in Bits 14– Master MSB out Bits 14– held High on master MSB in Bits 14– Master MSB out Bits 14– 56854 Technical Data, Rev LSB in t (ref Master LSB out LSB Master LSB out t R Freescale Semiconductor ...

Page 43

... SCLK (CPOL = 1) (Input) MISO (Output MOSI (Input) Figure 4-26 SPI Slave Timing (CPHA = 0) SS (Input) SCLK (CPOL = 0) (Input) SCLK (CPOL = 1) (Input MISO (Output MOSI (Input) Figure 4-27 SPI Slave Timing (CPHA = 1) Freescale Semiconductor ELD Slave MSB out Bits 14– MSB in Bits 14–1 ...

Page 44

... INHL P OUTHL ≤ 50pF –40° to +120° Min Typ Max fs — — 66.7 — — SCKW t 4 — — 33.4 SCKH t 4 — — 33.4 SCKL — — 4 — -1.0 — 1.0 TFSBHM Freescale Semiconductor = 120MHz Unit 120MHz Units MHz ...

Page 45

... SCR2 and RFSI=0 in SCSR). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal SCK/SC0 and/or the frame sync SC2/SC1 in the tables and in the figures percent duty cycle bit length word length Freescale Semiconductor 1 Switching Characteristics (Continued 1.62-1.98V 3.0– ...

Page 46

... Technical Data, Rev TFSWLM t TXHIM Last Bit t RFSWLM ≤ 50pF –40° to +120° Min Typ Max fs — — 66.7 — — SCKW t — — 4 33.4 SCKH t — — 4 33.4 SCKL — — 4 — — 29 TFSBHS Freescale Semiconductor = 120MHz Units MHz ...

Page 47

... SCR2 and RFSI=0 in SCSR). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal SCK/SC0 and/or the frame sync SC2/SC1 in the tables and in the figures percent duty cycle bit length word length Freescale Semiconductor 1 Switching Characteristics (Continued 1.62-1.98V 3.0– ...

Page 48

... Table 4-13 SCI Timing = 1.62-1.98V 3.0–3.6V DDIO DDA Symbol Min BR — RXD 0.965/BR PW TXD 0.965/BR PW 56854 Technical Data, Rev TFSWLS t TXHIS Last Bit t RFSWLS 4 ≤ 50pF –40° to +120° 120MHz Max Unit (f )/(32) Mbps MAX 1.04/BR ns 1.04/BR ns Freescale Semiconductor ...

Page 49

... Timing is both wait state and frequency dependent. For the values listed clock cycle. For 120MHz operation 8.33ns. 2. TCK frequency of operation must be less than 1/4 the processor rate. 3. Parameters listed are guaranteed by design. Freescale Semiconductor RXD PW Figure 4-31 RXD Pulse Width TXD PW ...

Page 50

... TDI TMS (Input) TDO (Output) TDO (Output ) Figure 4-34 Test Access Port Timing Diagram TRST (Input Figure 4-36 Enhanced OnCE—Debug Event )/ Input Data Valid TRST Figure 4-35 TRST Timing Diagram DE 56854 Technical Data, Rev Output Data Valid Freescale Semiconductor ...

Page 51

... GPIO input period GPIO input high/low period GPIO output period GPIO output high/low period 1. In the formulas listed clock cycle. For f 2. Parameters listed are guaranteed by design. GPIO Inputs GPIO Outputs Freescale Semiconductor Table 4-15 GPIO Timing = 1.62-1.98V 3.0–3.6V DDIO DDA Symbol ...

Page 52

... SSIO D13 MARK D14 D15 PIN 1 Figure 5-1 Top View, 56854 128-pin LQFP Package 52 56854 Technical Data, Rev. 6 PIN SSIO V DDIO A15 A14 A13 A12 V SSIO V DDIO TCK TMS TDI TDO TRST A11 A10 SSIO V DDIO HD7 PIN 39 HD6 Freescale Semiconductor ...

Page 53

... MODA 16 MODB 17 MODC 18 V DDIO 19 V SSIO 20 IRQA 21 IRQB 22 V DDA 23 V SSA 24 XTAL 25 EXTAL 26 A4 Freescale Semiconductor Pin Signal Name No. 33 CLKO 65 34 RSTO 66 35 RESET 67 36 HD3 68 37 HD4 69 38 HD5 70 39 HD6 71 40 HD7 DDIO SSIO A10 77 46 ...

Page 54

... HD0 31 HD1 32 HD2 54 Pin Signal Name No. 59 A14 91 60 A15 DDIO SSIO 56854 Technical Data, Rev. 6 Pin Signal Name Signal Name No. V 123 D12 DDIO V 124 V DDIO DDIO V 125 V SSIO SSIO RXD1 126 D13 TXD1 127 D14 V 128 D15 SS Freescale Semiconductor ...

Page 55

... MISMATCH AND ARE DETERMINED AT DATUM PLANE H. 7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE b DIMENSION TO EXCEED 0.35. Figure 5-2 128-pin LQFP Mechanical Information Please see www.freescale.com for the most current case outline. Freescale Semiconductor Case Outline - 1129-01 56854 Technical Data, Rev ...

Page 56

... θ θJC θCA . For example, the user can change the air flow around θCA – T )/P where 56854 Technical Data, Rev not satisfactorily answer whether θJA is the temperature of the package case T Freescale Semiconductor ...

Page 57

... GND layers of the PCB with approximately 100 μF, preferably with a high-grade • Bypass the V DD capacitor such as a tantalum capacitor. • Because the device’s output signals have fast rise and fall times, PCB trace lengths should be minimal. Freescale Semiconductor CAUTION (GND) pin. /V DDA SSA. 56854 Technical Data, Rev. 6 ...

Page 58

... The internal POR (Power on Reset) will reset the part at power on with reset asserted or pulled high but requires that TRST be asserted at power on. 58 and V pins. DDA SSA 56854 Technical Data, Rev. 6 Freescale Semiconductor ...

Page 59

... Low-Profile Quad Flat Pack (LQFP) DSP56854 1.8V, 3.3V Low-Profile Quad Flat Pack (LQFP) *This package is RoHS compliant. Freescale Semiconductor Pin Package Type Count 128 128 56854 Technical Data, Rev. 6 Electrical Design Considerations Frequency Order Number (MHz) 120 DSP56854FG120 120 DSP56854FGE * 59 ...

Page 60

... Freescale Semiconductor was negligent regarding the design or manufacture of the part. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. This product incorporates SuperFlash® ...