CY7C185-35LMB Cypress Semiconductor Corp, CY7C185-35LMB Datasheet
CY7C185-35LMB
Specifications of CY7C185-35LMB
Available stocks
Related parts for CY7C185-35LMB
CY7C185-35LMB Summary of contents
Page 1
... LOW chip enable (CE HIGH chip enable (CE and tri-state drivers. This device has an automatic power-down feature (CE consumption by 70% when deselected. The CY7C185 standard 300-mil-wide DIP, SOJ, or SOIC package. An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When CE ...
Page 2
... V –5 +5 –5 CC ≤ –5 +5 –5 CC 130 , 40 ≤ – 0.3V, – 0.3V or Test Conditions T = 25° MHz 5.0V CC CY7C185 Ambient Temperature V CC ° ° 5V ± 10 +70 C ° ° 5V ± 10% – +85 C –20 –25, -35 Max. Min. Max. Unit 2.4 V 0.4 0 0.3V 2 ...
Page 3
... HZCE LZCE1 LZCE2 LOW, CE HIGH, and WE LOW. All 3 signals must be active to initiate a write and either 1 2 CY7C185 ALL INPUT PULSES 90% 90% 10% 10% ≤ THÉVENIN EQUIVALENT 167Ω OUTPUT 1.73V -25 -35 Min. Max. Min. Max. ...
Page 4
... DATA VALID 50 LOW, CE HIGH and WE LOW going HIGH or CE going LOW. The data input set-up and hold timing should be referenced to the 1 2 CY7C185 DATA VALID t HZOE t HZCE HIGH IMPEDANCE t PD ICC 50% ISB and WE must be LOW and CE must be HIGH 1 2 Page [+] Feedback ...
Page 5
... During this period, the I/Os are in the output state and input signals should not be applied. 13. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t Document #: 38-05043 Rev SCEI SCE2 t PWE t SD DATA VALID SCE1 SCE2 DATA VALID IN and t HZWE CY7C185 Page [+] Feedback ...
Page 6
... Switching Waveforms (continued) Write Cycle No. 3(WE Controlled, OE LOW) ADDRESS DATA I/O NOTE 12 t HZWE Note: 14 goes HIGH or CE goes LOW simultaneously with WE HIGH, the output remains in a high-impedance state Document #: 38-05043 Rev. *B [11,12,13,14 SCE1 t SCE2 DATA VALID IN CY7C185 LZWE Page [+] Feedback ...
Page 7
... TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING 30.0 25.0 20.0 15.0 10.0 V =4. =25°C A 5.0 0.0 0 200 400 600 800 1000 CAPACITANCE (pF) CY7C185 OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE 120 100 80 V =5. =25° 0.0 1.0 2.0 3.0 4.0 OUTPUT VOLTAGE (V) OUTPUT SINK CURRENT vs ...
Page 8
... Ordering Information Speed (ns) Ordering Code 15 CY7C185-15VC CY7C185-15VI 20 CY7C185-20PC CY7C185-20PXC CY7C185-20VC 25 CY7C185-25PC CY7C185-25VC 35 CY7C185-35PC CY7C185-35SC Document #: 38-05043 Rev Input/Output X High Z Deselect/Power-Down X High Z Deselect/Power-Down L Data Out Read X Data In Write H High Z Deselect Package Name Package Type 51-85031 28-pin (300-Mil) Molded SOJ 28-pin (300-Mil) Molded SOJ ...
Page 9
... SEATING PLANE 1.345[34.16] 1.385[35.18] 0.120[3.05] 0.140[3.55] 0.015[0.38] 0.060[1.52] 0.055[1.39] 0.065[1.65] 0.015[0.38] 0.020[0.50] SEE LEAD END OPTION LEAD END OPTION CY7C185 DIMENSIONS IN INCHES [MM] MIN. MAX. REFERENCE JEDEC MO-095 PACKAGE WEIGHT: 2.15 gms 0.290[7.36] 0.325[8.25] 0.009[0.23] 3° MIN. 0.012[0.30] 0.310[7.87] 0.385[9.78] 51-85014-*D Page ...
Page 10
... MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.010 in (0.254 mm) PER SIDE 3. DIMENSIONS IN INCHES 4. PACKAGE WEIGHT 0.85gms * 0.394[10.01] 0.419[10.64] 0.026[0.66] 0.032[0.81] SEATING PLANE 0.092[2.33] 0.105[2.67] 0.004[0.10] * CY7C185 MIN. MAX. PART # S28.3 STANDARD PKG. SZ28.3 LEAD FREE PKG. 0.0091[0.23] 0.015[0.38] 0.0125[3.17] 0.050[1.27] 51-85026-*D Page ...
Page 11
... Cypress against all charges. 28-pin (300-Mil) Molded SOJ (51-85031) PIN 0.291 0.330 0.300 0.350 28 SEATING PLANE 0.120 0.140 0.004 0.025 MIN. CY7C185 A DETAIL EXTERNAL LEAD DESIGN 0.026 0.032 0.013 0.014 0.019 0.020 OPTION 1 OPTION 2 0.007 0.013 ...
Page 12
... Document History Page Document Title: CY7C185 Static RAM Document Number: 38-05043 Issue Orig. of REV. ECN NO. Date Change ** 107145 09/10/01 *A 116470 09/16/02 *B 486744 See ECN Document #: 38-05043 Rev. *B Description of Change SZV Change from Spec number: 38-00037 to 38-05043 CEA Add applications foot note to data sheet ...