AM79C2031JC AMD (ADVANCED MICRO DEVICES), AM79C2031JC Datasheet
AM79C2031JC
Specifications of AM79C2031JC
Available stocks
Related parts for AM79C2031JC
AM79C2031JC Summary of contents
Page 1
... Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 ASLIC Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 ASLAC Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Connection Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 32-Pin PLCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 44-Pin PLCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 ASLIC Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 ASLAC Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 ASLIC/ASLAC Devices Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Electrical Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 Absolute Maximum Electrical and Thermal Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 ASLIC Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 ASLAC Device . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Operating Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Environmental . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Performance Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 ASLIC Device Relay Driver Schematic ...
Page 2
... Total Distortion with Tone Input (Both Paths Figure 6 A/A Overload Compression . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 Figure 7 ASLIC/ASLAC Typical Linecard Schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . .37 LIST OF TABLES Table 1 Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 Table 2 ASLIC Device DC Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Table 3 ASLIC Device Relay Driver Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Table 4 ASLIC Device Transmission Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 Table 5 ASLAC Device DC Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 Table 6 ASLAC Device Transmission and Signaling Specifications . . . . . . . . . . . . . . . . 22 Table 7 Microprocessor Interface ...
Page 3
... Ring-Feed Resistor Ringer Supply Additionally, the ASLIC device and ASLAC device have integrated self test and line test capabilities to resolve faults to the line or line circuit. The integrated test capability is crucial for remote applications where dedicated test hardware is not cost effective. The Technical Reference, PID 21325A is recommended to be interface ...
Page 4
DISTINCTIVE CHARACTERISTICS Performs all of the functions of a codec-filter Single channel architecture Performs Battery-feed, Ring-trip, Signaling, Coding, Hybrid and Test (BORSCHT) functions Single hardware design meets multiple country requirements through software programming Standard microprocessor interface Industry standard PCM interface ...
Page 5
... J = 32-pin Plastic Leaded Chip Carrier (PL 032) DEVICE NUMBER/DESCRIPTION Am79213 Advanced Subscriber Line Interface Circuit Valid Combinations Valid Combinations list configurations planned supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations. ASLIC/ASLAC Products 5 ...
Page 6
ORDERING INFORMATION (continued) ASLAC Device Must order Am79213 with the device below. Am79C203/031 J Valid Combinations Am79C203 Am79C2031 Note: * Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from –40°C to +85°C is guaranteed ...
Page 7
... Top View 32-Pin PLCC RY2OUT RY3OUT RINGOUT TMG QBAT Notes: 1. RSVD = Reserved. Do not connect to this pin Connect FS I/O1 I/O2 DCLK DI/O VCCD Am79213 Am79C203 ASLIC/ASLAC Products HPB HPA 27 RSVD 26 BAL1 VREF VTX 22 IDC 21 IAB IREF VLBIAS VCCA IDIF ISUM IRTA IRTB IDC 7 ...
Page 8
CONNECTION DIAGRAMS (continued) Top View 44-Pin PLCC FS 7 I/O1 8 I/O2 9 I/O3 10 DCLK 11 DI/O 12 VCCD Note: RSVD = Reserved. Do not connect to this pin. 8 ...
Page 9
... These ternary logic input pins control the operating state of the ASLIC device. C5–C3 Test Relay Control (Input) These are control inputs for the test relay drivers in the ASLIC device. A logic Low turns on the relay driver and activates the relay. C3 controls RY1OUT, C4 controls RY2OUT, and C5 controls RY3OUT. GND Ground Analog and digital ground return for VCC ...
Page 10
... HPA and HPB. This pin connects to the IAB pin on the ASLAC device through external resistor RAB. A voltage that is significantly more positive than VREF on the VDC pin indicates that the ASLIC device is in thermal shutdown. VLBIAS Longitudinal Offset Voltage (Input) The input to this pin is the offset reference voltage for the ASLIC device longitudinal control loop ...
Page 11
... IDIF Longitudinal Sense (Input) IDIF is a current input pin fed by the IDIF pin of the ASLIC device. The current in this pin is used by the ASLAC device for supervisory and diagnostic functions. The IDIF pin has an internal input resistance so an external longitudinal noise filter capacitor can be connected ...
Page 12
... Digital Power Supply VCCD is internally connected to substrate near the digital section. VIN Analog Input (Input) The analog output (VTX) from the ASLIC device is applied to the ASLAC device transmit path input, VIN. The signal is sampled, processed, encoded, and transmitted on the PCM Highway. VLBIAS ...
Page 13
... The ASLIC device is customized to be used exclusively with the ASLAC device, providing a two-chip universal line interface. The ASLIC device requires only power supply and a negative battery supply for its operation. The ASLIC device implements a linear loop current ...
Page 14
... Voice data is transmitted and received via the PCM highway; control information is written to and read from the ASLAC/ASLIC devices chipset over the microprocessor interface. Besides the CODEC functions, the ASLAC device provides all the sensing, feedback, and clocking necessary to completely control ASLIC device functions with programmable parameters ...
Page 15
... MCLK, PCLK > 2.048 MHz Thermal Resistance The junction-to-air thermal resistance of the ASLIC device in a 32-pin PLCC package will be less than 45°C/W. The junction-to-air thermal resistance of the ASLAC device in a 32-pin PLCC package will be less than 45°C/W. The junction-to-air thermal resistance of the ASLAC device in a 44-pin PLCC package will be less than 44°C/W. ...
Page 16
... Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 160°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information. ASLAC Device Storage temperature...................–60°C Ambient temperature, under bias................................– ...
Page 17
... VSA – VSB = 40 V. VSA VSB – 9 Thermal shutdown I VDC threshold voltage output Gain from VLBIAS pin pin 11 Input resistance to AGND, VLBIAS pin VLBIAS = Table 2. ASLIC Device DC Specifications Condition Min = – 1.8 L BAT = 600 19.51 AD–BD = 600 11.34 AD–BD 130 = 1930 44 ...
Page 18
... IDC input impedance 17 K1 Incremental DC current gain 18 Metallic offset current ASLIC Device Relay Driver Schematic Table 3. ASLIC Device Relay Driver Specifications Item 25 mA per relay sink On voltage 40 mA per relay sink Off leakage, each relay driver V OH Table 4. ASLIC Device Transmission Specifications No ...
Page 19
... Table 4. ASLIC Device Transmission Specifications (continued) No. Item 4-wire gain –10 dBm, 1 kHz 4-wire gain variation 300 to 3400 Hz relative to 1 kHz with frequency 4-wire gain tracking +3 dBm to –55 dBm Reference: –10 dBm 2-wire gain –10 dBm, 1 kHz 2-wire gain variation 300 to 3400 Hz relative to 1 kHz ...
Page 20
... Table 4. ASLIC Device Transmission Specifications (continued) No. Item 16 PSRR ( 3400 Hz CC 3.4 kHz to 50 kHz 17 Low frequency induction Active state, VLONG = 30 Vrms, (REA method Longitudinal AC current per wire Table 5. ASLAC Device DC Specifications No. Item 1 Input Low voltage (Any digital input) 2 Input High voltage ...
Page 21
... Percent error of VLBIAS For VLBIAS equation see voltage longitudinal control loop 18 Capacitance load on VLBIAS 19 Capacitance load on IRTA or IRTB Condition Min 20 mA (IDC 78.7 A) –50 –40 –80 2.0 –1 8.84 +1 –5 ASLIC/ASLAC Products Typ Max Unit Note ± ± + +40 10, 19 +80 10 2.1 2 200 ...
Page 22
Table 6. ASLAC Device Transmission and Signaling Specifications No. Item 1 Insertion loss Input: 1014 Hz, –10 dBm0 dB, AISN and Z filters disabled A-D T ...
Page 23
... All TSH settings Switchhook hysteresis All TSH settings 12 Ground-key thresholds All TGK settings Ground-key hysteresis All TGK settings 13 Voltage that sets Voltage on ASLIC device VDC with thermal shutdown bit RAB = 35 IDIF fault-current Tip-to-battery fault current thresholds (mA) FT, pkFT 19.3, 50.6 FT, pkFT hysteresis ...
Page 24
... Must meet at least one of these specifications. 10. These voltages are referred to VREF. 11. These limits refer to the two-wire output of an ideal ASLIC device but reflect only the capabilities of the ASLAC device. 12. When relative levels (dBm0) are used, the specification holds for any setting of (AX + GX) gain from ( RG) from 0 to – ...
Page 25
... Figure 1. The reference frequency is 1014 Hz and the signal level is –10 dBm0. Minimum transmit attenuation dB 0.6 Attenuation (dB) 0.125 0 –0.125 0 Figure 1. Transmit and Receive Path Attenuation vs. Frequency ASLAC Device Specification Receive path 200 300 600 Frequency (Hz) ASLIC/ASLAC Products 0.80 0.65 0.2 3000 3200 3400 25 ...
Page 26
Group Delay Distortion For either transmission path, the group delay distortion is within the limits shown in Figure 2. The minimum value of the group delay is taken as the reference. The signal level should be –10 dBm0. 420 Delay ...
Page 27
... Note: Relax specification by 0. –40 ° C. Figure 4. µ-law Gain Linearity with Tone Input (Both Paths ASLAC Device Specification –55 –50 –40 –10 ASLAC Device Specification –55 –50 –37 –10 ASLIC/ASLAC Products Input Level 0 +3 (dBm0) Input Level 0 +3 (dBm0) 27 ...
Page 28
Total Distortion, Including Quantizing Distortion The signal-to-total distortion ratio will exceed the limits shown in Figure 5 for either path when the input signal is a sine wave signal of frequency 1014 Hz. Improved distortion at lower levels in LSSGR ...
Page 29
... Chip select off time, Input mode ICSO 10 t Input data setup time IDS 11 t Input data hold time IDH 12 t SLIC output latch valid OLH 13 t Chip select setup time, Output mode OCSS 14 t Chip select hold time, Output mode OCSH 15 t ...
Page 30
No. Symbol Parameter 22 t PCM clock period PCY 23 t PCM clock High pulse width PCH 24 t PCM clock Low pulse width PCL 25 t Fall time of clock PCF 26 t Rise time of clock PCR 27 ...
Page 31
... The ASLAC device requires 40 cycles of the 8 MHz internal clock (5 s) between SIO operations. If the MPI is being accessed while the MCLK (or PCLK if in combined clock mode) input is not active, a Chip Select Off time required Table 9. Master Clock Parameter Min. 488.23 244.11 122. ASLIC/ASLAC Products Typ. Max. Units Note 488.28 488. 244.14 244.17 ns 122 ...
Page 32
SWITCHING WAVEFORMS Input and Output Waveforms for AC Tests 2.4 0.45 Master Clock Timing 2.0 2 Test Points 0.8 0 ...
Page 33
... D IN Valid In/Outputs C1, C2, I/O1, I/O2, I/O3*, I/O4* * Available on 44-pin version only Microprocessor Interface (Output Mode) VIH DCLK VIL Three-State Data OH D OUT Valid VIH Data Data Valid Valid Data Valid Data Data Valid Valid ASLIC/ASLAC Products 9 12 Data Valid 16 Three-State 33 ...
Page 34
PCM Highway Timing for (Transmit on Negative PCLK Edge PCLK IL FS TSCA / TSCB 32 DXA/DXB DRA/DRB Time Slot ...
Page 35
... PCM Highway Timing for (Transmit on Positive PCLK Edge PCLK TSCA/ TSCB 32 DXA/DXB DRA/DRB Time Slot Zero Clock Slot Zero First Bit First Second Bit Bit V IL ASLIC/ASLAC Products 31 See Note ...
Page 36
... Power dissipated in the thermal management resistor during normal Active and Tip Open states 0.12 W Power dissipated in the ASLIC device while in normal Active LOOP and Tip Open states 2 Power dissipated in the ASLIC device while in the Polarity + 0.12 W Reverse state Total die temperature ...
Page 37
... Polarized Capacitor Notes: 1. This application ckt is valid only to 2.2 V metering the RSB sense resistor is moved so that it is exposed to the ringing voltage, see the discussion in the Line Fault Alarm section. Figure 1. ASLIC/ASLAC Typical Linecard Schematic ASLIC (32-/44-Pin PLCC) VCC GND VREF CDC1 ...
Page 38
... Table 11. ASLIC/ASLAC Devices Linecard Parts List Item Type U1 ASLIC device U2 ASLAC device U3 TCM1060 D1 Diode RFA, RFB Resistor RSA, RSB Resistor RSR1, RSR2 Resistor RGFD1 Resistor RRX* Resistor RT* Resistor RBAT1, RBAT2 Resistor RAB Resistor RREF Resistor RTMG * Resistor RM* Resistor RTEST Resistor CDIF ...
Page 39
... M 1 bits to the right of the decimal point, and so on. 3 represents the distance shifted to the right of the previous binary 2 – Equation ( – – – Equation ( ASLIC/ASLAC Products ) is defined where m represents the distance shifted Equation (5) bits also 2 can i 39 ...
Page 40
...