DS26502L Maxim Integrated Products, DS26502L Datasheet - Page 45

no-image

DS26502L

Manufacturer Part Number
DS26502L
Description
Timers & Support Products E1-T1-J1-64KCC BITS Element 64kHz - G.70
Manufacturer
Maxim Integrated Products
Type
Clock Recoveryr
Datasheet

Specifications of DS26502L

Supply Voltage (max)
3.46 V
Supply Voltage (min)
3.13 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Current
85 mA
Package / Case
LQFP-64

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS26502L+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS26502L+
Manufacturer:
MAXIM
Quantity:
3
Part Number:
DS26502L+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Company:
Part Number:
DS26502L+
Quantity:
1 680
Part Number:
DS26502LB1
Manufacturer:
ST
0
Part Number:
DS26502LN+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS26502LN+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS26502LN+
Manufacturer:
DALLAS
Quantity:
20 000
Table 8-1. T1 Alarm Criteria
Note: The definition of Blue Alarm (or Alarm Indication Signal) is an unframed, all-ones signal. Blue Alarm detectors should be able to
operate properly in the presence of a 10E-3 error rate, and they should not falsely trigger on a framed, all-ones signal. The Blue Alarm
criteria in the DS26502 has been set to achieve this performance.
Blue Alarm (AIS) (Note 1)
Yellow Alarm (RAI)
D4 Bit-2 Mode (T1RCR2.0 = 0)
D4 12th F-bit Mode (T1RCR2.0
= 1; this mode is also referred to
as the “Japanese Yellow Alarm”)
ESF Mode
Red Alarm (RLOS) (Also
referred to as Loss Of Signal)
ALARM
Over a 3ms window, five or
fewer zeros are received
Bit 2 of 256 consecutive
channels is set to zero for at
least 254 occurrences
12th framing bit is set to one
for two consecutive
occurrences
16 consecutive patterns of
00FF appear in the FDL
192 consecutive zeros are
received
SET CRITERIA
45 of 125
Over a 3ms window, six or more zeros
are received
Bit 2 of 256 consecutive channels is
set to zero for less than 254
occurrences
12th framing bit is set to zero for two
consecutive occurrences
14 or fewer patterns of 00FF hex out of
16 possible appear in the FDL
14 or more ones out of 112 possible bit
positions are received, starting with the
first one received
CLEAR CRITERIA

Related parts for DS26502L