CMK4202-2 Cirrus Logic Inc, CMK4202-2 Datasheet

no-image

CMK4202-2

Manufacturer Part Number
CMK4202-2
Description
Audio Modules & Development Tools Ref Bd AC'97 w/Headphone Amp
Manufacturer
Cirrus Logic Inc
Datasheet

Specifications of CMK4202-2

Product
Audio Modules
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
Preliminary Product Information
P.O. Box 17847, Austin, Texas 78760
(512) 445 7222 FAX: (512) 445 7581
http://www.cirrus.com
Phase Locked Loop (PLL) Codec Operation
Six Channel Analog Audio Outputs
Headphone Sense using GPIO
CS4202 codec and two CS4334 DACs
20-bit D to A conversion (DAC)
18-bit A to D conversion (ADC)
S/PDIF (IEC-958) optical digital output
Complete suite of Analog I/O connections:
– Line, Mic, CD, Video, Modem, and Aux Inputs
– Modem, Headphone, Line Front, Line Rear
2-layer low cost PC board
Complies with Intel
Exceeds Microsoft’s
performance requirements.
and Line Center/Sub-Woofer Outputs
S/PDIF Digital Optical Output
Center / Sub-Woofer Output
AC '97 Six Channel CNR Audio Reference Design with PLL
Rear Channel Output
Headphone Output
Microphone Input
®
®
AC '97 revision 2.2
PC 2001 audio
Line Output
Line Input
This document contains information for a new product.
Cirrus Logic reserves the right to modify this product without notice.
MIC
IN
LINE
IN
LINE
OUT
HEADPH
OUT
SURR
OUT
CNT/LFE
OUT
Copyright
S/PDIF
INT MODEM
OUT
Description
The CRD4202-2 reference design eliminates the cost of
the 24.567 MHz crystal by operating the CS4202 in
Phase Locked Loop (PLL) mode. This reference design
also features six channel analog audio outputs, an opti-
cal S/PDIF digital output, and Communication and
Networking Riser (CNR) interface. This design uses the
CS4202 audio codec which has several advanced fea-
tures
simultaneous six channel analog and S/PDIF optical
digital output, GPIO for headphone detection, and up to
30 dB of internal microphone boost.
The CRD4202-2 reference design is available by order-
ing the CMK4202-2 manufacturing kit. This kit includes
the CRD4202-2 board, a full set of schematic design
files (OrCAD
PCB artwork files, and bill of materials. This reference
design offers significant cost savings over competing
solutions and can be easily modified to meet your spe-
cific design goals.
ORDERING INFO
CMK4202-2
(All Rights Reserved)
©
Cirrus Logic, Inc. 2002
including
CD IN
CS4202
®
format), PCB job files (PADS
VIDEO IN
Cirrus Logic
CRD4202-1
a
(Manufacturing Kit)
built-in
AUX IN
CRD4202-2
headphone
DS549RD1B1
®
amplifier,
MAR ‘02
ASCII),
1

Related parts for CMK4202-2

CMK4202-2 Summary of contents

Page 1

... S/PDIF optical digital output, GPIO for headphone detection, and internal microphone boost. The CRD4202-2 reference design is available by order- ing the CMK4202-2 manufacturing kit. This kit includes the CRD4202-2 board, a full set of schematic design ® files (OrCAD format), PCB job files (PADS PCB artwork files, and bill of materials ...

Page 2

TABLE OF CONTENTS 1. GENERAL INFORMATION ...................................................................................3 2. SCHEMATIC DESCRIPTION ................................................................................3 2.1 CS4202 Audio Codec .................................................................................3 2.2 Analog Inputs ..............................................................................................3 2.3 Center, LFE, and Surround Outputs ...........................................................4 2.4 Front Channel and Headphone Outputs .....................................................4 2.5 S/PDIF Optical Output ................................................................................4 2.6 ...

Page 3

GENERAL INFORMATION The CRD4202-2 CNR reference design features six channel CD quality analog and S/PDIF digital au- dio outputs. The card includes the CS4202 AC '97 audio codec operating in PLL mode, and two CS4334 24-bit serial stereo DACs. ...

Page 4

Phantom power is derived from the +5 V analog supply and provides a maximum of 4.2 V under no load and a minimum of 2.0 V under a 0.8 mA ...

Page 5

Location Y2 in Figure 8 is populated with a 14.31818 MHz surface mount- ed clock oscillator (test clock) to demonstrate the CS4202 PLL operation. 2.9 Component Selection Great attention was given to the particular compo- nents ...

Page 6

REFERENCES ® 1) Intel , Audio Codec '97 Component Specification, Revision 2.2, September, 2000. http://developer.intel.com/ial/scalableplatforms/audio/index.htm/ ® 2) Intel , CNR Specification, Revision 1.1, October 18, 2000. http://developer.intel.com/technology/cnr/ 3) Cirrus Logic, CS4202 Audio Codec '97 Data Sheet http://www.cirrus.com/products 4) Steve ...

Page 7

ANALOG_IN CS4202 LINE_IN_L LINE_IN_L LINE_IN_R LINE_IN_R CD_IN_L CD_IN_L CD_IN_R CD_IN_R CD_C CD_C VIDEO_IN_L VIDEO_IN_L VIDEO_IN_R VIDEO_IN_R AUX_IN_L AUX_IN_L AUX_IN_R AUX_IN_R MIC_IN MIC1 PHONE_IN PHONE_IN MONO_OUT MONO_OUT PC_BEEP PC_BEEP PLL (optional) XTAL_IN XTAL_IN XTAL_OUT XTAL_OUT ID0# ID0# ID1# ID1# PRIM_SEC_SWITCH ASDIN ...

Page 8

PC_BEEP PHONE_IN AUX_IN_L 0.1uF 0.1uF 0.1uF 0.1uF AUX_IN_R Z5U Z5U Z5U Z5U VIDEO_IN_L VIDEO_IN_R CD_IN_L CD_C DGND AGND CD_IN_R MIC1 LINE_IN_L LINE_IN_R PRIM_DN 2.2uF 0.1uF 1000pF 1000pF XTAL_IN Y5V X7R ...

Page 9

C16 1uF ELEC J2 4 31@100MHz R5 100K C18 1uF ELEC 31@100MHz R9 100K L3 C22 1uF ELEC 31@100MHz R12 100K VIDEO IN L4 R13 0 C23 1uF ELEC J4 4 31@100MHz R16 ...

Page 10

U2 CS4334 1 SDOUT0 SDATA 2 DEM#/SCLK 3 LRCK 4 MCLK +5VA + C40 C41 10uF 0.1uF ELEC Z5U AGND U3 CS4334 1 SDATA SDOUT1 2 SCLK DEM#/SCLK 3 LRCK LRCLK 4 MCLK MCLK Figure 4. Center Channel, Surround, and ...

Page 11

C48 1uF ELEC LINE_OUT_R C49 1uF ELEC LINE_OUT_L GPIO2 C54 220uF ELEC HP_OUT_L C55 220uF ELEC HP_OUT_R C56 1uF ELEC HP_OUT_C Figure 5. Front Channel and Headphone Sense Output R44 R45 C50 C51 220K 220K 100pF 100pF NPO NPO AGND ...

Page 12

SPDIF_TX +5VD C59 0.1uF Z5U DGND 12 R50 8.2K Figure 6. S/PDIF Optical Output CRD4202-2 J12 DGND TOTX-173 DGND DS549RD1B1 ...

Page 13

B10 B11 +3.3VD B12 B13 B14 B15 B16 C61 + C62 B17 0.1uF 10uF B18 Z5U ELEC B19 B20 DGND B21 B22 B23 B24 B25 B26 PRIM_DN# B27 B28 ASYNC B29 ...

Page 14

Test Clock Only +3.3VD R51 2. C68 .022 uF Y2 14.318 MHz DGND DGND 14 PLL (Phase Locked Loop) For PLL operation: 1) Populate R54 = 1K (Disable MB audio) DO NOT populate: Y1, C14, C15, and R55 ...

Page 15

R54 = 1K forces R54 motherboard codec( held in RESET PRIM_DN# ASDIN DO NOT use this circuit for motherboard designs. This circuit is strictly for CNR cards. For motherboard designs: connect ASDIN to ASDIN0 if primary codec, ...

Page 16

Figure 10. PCB Layout: Top Assembly Drawing CRD4202-2 DS549RD1B1 ...

Page 17

DS549RD1B1 Figure 11. PCB Layout: Top Layer CRD4202-2 17 ...

Page 18

Figure 12. PCB Layout: Bottom Layer CRD4202-2 DS549RD1B1 ...

Page 19

DS549RD1B1 Figure 13. PCB Layout: Drill Drawing CRD4202-2 19 ...

Page 20

Figure 14. PCB Layout: Top Silkscreen CRD4202-2 DS549RD1B1 ...

Page 21

BILL OF MATERIALS Item Quantity Reference 1 12 C1,C2,C3,C4,C31,C41, C42,C59,C60,C61,C63,C65 C6,C70,C71 4 5 C7,C8,C11,C12,C13 5 2 C14,C15 6 19 C16,C17,C18,C21,C22, C23,C24,C25,C30,C33, C34,C35,C36,C37,C43, C44,C48,C49,C56 7 8 C19,C20,C26,C27,C50, C51,C57,C58 8 6 C28,C40,C62,C64,C66,C67 9 5 C32,C38,C39,C45,C46 10 ...

Page 22

R2, R4,R8,R13,R18,R20,R24, R26,R28,R53 22 10 R5,R6,R9,R10,R12,R16, R19,R22,R25,R27 23 2 R14,R51 24 1 R15 25 6 R21,R29,R34,R35,R40,R41 26 1 R23 27 4 R30,R31,R36,R37 28 6 R32,R33,R38,R39,R44,R45 29 3 R48,R49,R56 30 1 R50 31 2 ...

Page 23

Notes • ...

Page 24

...

Related keywords