CS8415A-CSZ Cirrus Logic Inc, CS8415A-CSZ Datasheet - Page 28

no-image

CS8415A-CSZ

Manufacturer Part Number
CS8415A-CSZ
Description
IC,Digital Audio Receiver,CMOS,SOP,28PIN,PLASTIC
Manufacturer
Cirrus Logic Inc
Datasheets

Specifications of CS8415A-CSZ

Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS8415A-CSZ
Manufacturer:
CIRRUS
Quantity:
108
Part Number:
CS8415A-CSZ
Manufacturer:
CRYSTAL
Quantity:
20 000
28
8.15
8.16
8.17
8.18
ABS SECOND ABS SECOND ABS SECOND ABS SECOND ABS SECOND ABS SECOND ABS SECOND ABS SECOND
ABS MINUTE
ABS FRAME
CONTROL
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
ORR7
7
7
7
0
User Data Buffer Control (13h)
DETUI - D to E U-data buffer transfer inhibit bit.
Default = ‘0’
0 - Allow U-data D to E buffer transfers
1 - Inhibit U-data D to E buffer transfers
Q-Channel Subcode Bytes 0 to 9 (14h - 1Dh) (Read Only)
The following 10 registers contain the decoded Q-channel subcode data
Each byte is LSB first with respect to the 80 Q-subcode bits Q[79:0]. Thus bit 7 of address 14h is Q[0] while
bit 0 of address 0Eh is Q[7]. Similarly bit 0 of address 1Dh corresponds to Q[79].
OMCK/RMCK Ratio (1Eh) (Read Only)
This register allows the calculation of the incoming sample rate by the host microcontroller from the equation
ORR=Fso/Fsi. The Fso is determined by OMCK, whose frequency is assumed to be 256 Fso. ORR is rep-
resented as an unsigned 2-bit integer and a 6-bit fractional part. The value is meaningful only after the PLL
has reached lock. For example, if the OMCK is 12.288 MHz, Fso would be 48 kHz (48 kHz =
12.288 MHz/256). Then if the input sample rate is also 48 kHz, you would get 1.0 from the ORR regis-
ter.(The value from the ORR register is hexadecimal, so the actual value you will get is 40h). If F
63
jitter on either clock can cause the LSB ORR[0] to oscillate.
ORR7:6 - Integer part of the ratio (Integer value=Integer(SRR[7:6]))
ORR5:0 - Fractional part of the ratio (Fraction value=Integer(SRR[5:0])/64)
C-bit or U-bit Data Buffer (20h - 37h)
Either channel status data buffer E or user data buffer E is accessible through these register addresses.
/
64
, ORR will saturate at the value FFh. Also, there is no hysteresis on ORR. Therefore a small amount of
ABS MINUTE ABS MINUTE ABS MINUTE ABS MINUTE ABS MINUTE ABS MINUTE ABS MINUTE
ABS FRAME
CONTROL
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
ORR6
6
6
6
0
ABS FRAME
CONTROL
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
ORR5
5
5
5
0
ABS FRAME
CONTROL
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
ORR4
4
0
4
4
ABS FRAME
ADDRESS
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
ORR3
3
3
3
0
ABS FRAME
ADDRESS
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
ORR2
2
0
2
2
ABS FRAME
ADDRESS
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
DETUI
ORR1
1
1
1
CS8415A
ABS FRAME
ADDRESS
SECOND
MINUTE
FRAME
TRACK
INDEX
ZERO
SO
ORR0
DS470F4
0
0
0
0
/F
SI
>
3

Related parts for CS8415A-CSZ