SX1240SKA433 Semtech, SX1240SKA433 Datasheet - Page 10

no-image

SX1240SKA433

Manufacturer Part Number
SX1240SKA433
Description
TVS
Manufacturer
Semtech
Datasheets

Specifications of SX1240SKA433

Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SX1240SKA433
Manufacturer:
Semtech
Quantity:
135
3.2. Application Mode: Advanced
3.2.1. Advanced Mode: Configuration
Advanced mode can be accessed as described on Figure 3. Programming is performed via a two wire interface (TWI)
formed by CTRL and DATA pins.
Programming of the configuration register is triggered by a rising edge on the CTRL line. Upon detection of this rising edge,
the data applied to the DATA pin is accepted as register configuration information, the data bits are clocked on subsequent
rising edges of the clocking signal applied to the CTRL pin. The first bit of serial data selects register read or write operation
(Read = ‘high’ and Write = ‘low’). The timing for SX1240 configuration register ‘write’ is shown in Figure 5. Note that, once
triggered, all 13 data bits must be written to the SX1240.
The contents of the configuration register and the role of each bit therein is described in Table 8 of Section 4.
Similarly, the configuration register may be read using the timing of Figure 6.
Notes - Logic level ‘0’ on DATA during the first rising edge on CTRL is required to start the TWI access
SX1240, Rev 1, Oct 2010
©2010 Semtech Corp.
CTRL
DATA
ADVANCED COMMUNICATIONS & SENSING
CTRL
DATA
- Reading only the 13 configuration bits D0 to D12 is not allowed on the SX1240. In Read access, 64 clock cycles
on CTRL pin must be issued, shifting out on pin DATA the 13 configuration bits (D0 to D12), plus 43 internal test
bits (T0 to T42). Read access should be used when developing the device firmware, but is not intended for use in
the normal operation mode.
- During the register ‘write’ or ‘read’ phases the SX1240 remains in sleep mode.
‘0’
R/W
‘1’
‘0’
ACC
‘0’
DATA pin is an output
R/W
‘0’
ACC
‘0’
‘0’
‘0’
D12
Figure 6. TWI Configuration Register ‘Read’.
Figure 5. TWI Configuration Register ‘Write’.
‘0’
D11
‘0’
D10
‘0’
D9
D12
D8
Page 10
D11
D7
D10
D6
D5
D1
D4
D0
D3
Integrated Transmitter IC
T42
D2
T41
D1
www.semtech.com
D0
DATASHEET
SX1240
T1
T0

Related parts for SX1240SKA433