SI4731-B-EVB Silicon Laboratories Inc, SI4731-B-EVB Datasheet - Page 9

no-image

SI4731-B-EVB

Manufacturer Part Number
SI4731-B-EVB
Description
DEVELOPMENT KIT SI4731
Manufacturer
Silicon Laboratories Inc
Type
Receiverr
Datasheet

Specifications of SI4731-B-EVB

Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With/related Products
Si4730, Si4731
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Contains lead / RoHS non-compliant
Other names
Q3885405
Table 6. 3-Wire Control Interface Characteristics
(V
Parameter
SCLK Frequency
SCLK High Time
SCLK Low Time
SDIO Input, SEN to SCLK↑ Setup
SDIO Input to SCLK↑ Hold
SEN Input to SCLK
SCLK↑ to SDIO Output Valid
SCLK↑ to SDIO Output High Z
SCLK, SEN, SDIO, Rise/Fall time
Note: When selecting 3-wire mode, the user must ensure that a rising edge of SCLK does not occur within 300 ns before the
DD
= 2.7 to 5.5 V, V
rising edge of RST.
SCLK
SCLK
SDIO
SDIO
SEN
SEN
70%
30%
70%
30%
70%
30%
70%
30%
70%
30%
70%
30%
IO
= 1.5 to 3.6 V, T
Hold
Figure 4. 3-Wire Control Interface Write Timing Parameters
Figure 5. 3-Wire Control Interface Read Timing Parameters
t
t
S
S
A7
A7
A
= –20 to 85 °C)
Symbol
Address In
t
t
t
t
HSDIO
t
t
HSEN
t
t
R
f
Address In
HIGH
LOW
R
CDV
CLK
CDZ
t
, t
A6-A5,
S
A6-A5,
A4-A1
A4-A1
R/W,
R/W,
F
t
F
t
t
S
S
Rev. 1.0
Test Condition
A0
A0
t
t
HSDIO
HSDIO
Read
Read
½ Cycle Bus
Turnaround
t
D15
HIGH
t
CDV
D15
t
LOW
D14-D1
Data In
Min
25
25
20
10
10
2
2
D14-D1
Data Out
Si4730/31-A10
D0
t
t
HSEN
HSEN
Typ
D0
Max
2.5
25
25
10
t
CDZ
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
9

Related parts for SI4731-B-EVB