HD64F3684FP Renesas Electronics America, HD64F3684FP Datasheet - Page 129

IC H8 MCU FLASH 32K 64LQFP

HD64F3684FP

Manufacturer Part Number
HD64F3684FP
Description
IC H8 MCU FLASH 32K 64LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheet

Specifications of HD64F3684FP

Core Processor
H8/300H
Core Size
16-Bit
Speed
20MHz
Connectivity
I²C, SCI
Peripherals
PWM, WDT
Number Of I /o
45
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3684FPI
Quantity:
2 761
Part Number:
HD64F3684FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3684FPV
Manufacturer:
RENESAS
Quantity:
28
Part Number:
HD64F3684FPV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
7.3
There are two modes for programming/erasing of the flash memory; boot mode, which enables on-
board programming/erasing, and programmer mode, in which programming/erasing is performed
with a PROM programmer. On-board programming/erasing can also be performed in user
program mode. At reset-start in reset mode, this LSI changes to a mode depending on the TEST
pin settings, NMI pin settings, and input level of each port, as shown in table 7.1. The input level
of each pin must be defined four states before the reset ends.
When changing to boot mode, the boot program built into this LSI is initiated. The boot program
transfers the programming control program from the externally-connected host to on-chip RAM
via SCI3. After erasing the entire flash memory, the programming control program is executed.
This can be used for programming initial values in the on-board state or for a forcible return when
programming/erasing can no longer be done in user program mode. In user program mode,
individual blocks can be erased and programmed by branching to the user program/erase control
program prepared by the user.
Table 7.1
Legend: X : Don’t care.
7.3.1
Table 7.2 shows the boot mode operations between reset end and branching to the programming
control program.
1. When boot mode is used, the flash memory programming control program must be prepared in
2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data, 1 stop
3. When the boot program is initiated, the chip measures the low-level period of asynchronous
TEST
0
0
1
the host beforehand. Prepare a programming control program in accordance with the
description in section 7.4, Flash Memory Programming/Erasing.
bit, and no parity.
SCI communication data (H'00) transmitted continuously from the host. The chip then
calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that
of the host. The reset should end with the RxD pin high. The RxD and TxD pins should be
On-Board Programming Modes
Boot Mode
NMI
1
0
X
Setting Programming Modes
P85
X
1
X
PB0
X
X
0
X
X
0
PB1
PB2
X
X
0
User Mode
Boot Mode
Programmer Mode
LSI State after Reset End
Rev.5.00 Nov. 02, 2005 Page 95 of 500
REJ09B0027-0500
Section 7 ROM

Related parts for HD64F3684FP