TS87C51RD2-LCE Atmel, TS87C51RD2-LCE Datasheet - Page 38

• Manufacturer Part Number: TS87C51RD2-LCE
• Description: IC MCU 8BIT 64K OTP 30MHZ 44VQFP
• Manufacturer: Atmel
• Series: 87Cr

Specifications of TS87C51RD2-LCE

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 30/20MHz
• Connectivity: UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: OTP
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 44-TQFP, 44-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Data Converters: -

38
AT/TS8xC51Rx2
Reset Value = 0000 0000b
Bit addressable
Table 6-15.
Bit Number
SMOD1
7
6
5
4
3
2
1
0
7
Mnemonic
PCON Register
PCON - Power Control Register (87h)
SMOD0
SM0
SM1
SM2
REN
RB8
TB8
Bit
FE
RI
TI
6
Description
Framing Error bit (SMOD0=1)
Clear to reset the error state, not cleared by a valid stop bit.
Set by hardware when an invalid stop bit is detected.
SMOD0 must be set to enable access to the FE bit
Serial port Mode bit 0
Refer to SM1 for serial port mode selection.
SMOD0 must be cleared to enable access to the SM0 bit
Serial port Mode bit 1
Serial port Mode 2 bit / Multiprocessor Communication Enable bit
Clear to disable multiprocessor communication feature.
Set to enable multiprocessor communication feature in mode 2 and 3, and eventually
mode 1. This bit should be cleared in mode 0.
Reception Enable bit
Clear to disable serial reception.
Set to enable serial reception.
Transmitter Bit 8 / Ninth bit to transmit in modes 2 and 3
Clear to transmit a logic 0 in the 9th bit.
Set to transmit a logic 1 in the 9th bit.
Receiver Bit 8 / Ninth bit received in modes 2 and 3
Cleared by hardware if 9th bit received is a logic 0.
Set by hardware if 9th bit received is a logic 1.
In mode 1, if SM2 = 0, RB8 is the received stop bit. In mode 0 RB8 is not used.
Transmit Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop
bit in the other modes.
Receive Interrupt flag
Clear to acknowledge interrupt.
Set by hardware at the end of the 8th bit time in mode 0, see Figure 6-11. and Figure 6-
12. in the other modes.
SM0 SM1ModeDescriptionBaud Rate
0
0
1
1
5
-
0
1
0
1
0Shift RegisterF
18-bit UARTVariable
29-bit UARTF
39-bit UARTVariable
POF
4
XTAL
XTAL
/64 or F
GF1
/12 (/6 in X2 mode)
3
XTAL
/32 (/32, /16 in X2 mode)
GF0
2
PD
1
4188F–8051–01/08
IDL
0