AT89LS52-16PI Atmel, AT89LS52-16PI Datasheet - Page 19

IC 8051 MCU FLASH 8K 40DIP

AT89LS52-16PI

Manufacturer Part Number
AT89LS52-16PI
Description
IC 8051 MCU FLASH 8K 40DIP
Manufacturer
Atmel
Series
89LSr
Datasheet

Specifications of AT89LS52-16PI

Core Processor
8051
Core Size
8-Bit
Speed
16MHz
Connectivity
UART/USART
Peripherals
WDT
Number Of I /o
32
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 4 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
40-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89LS52-16PI
Manufacturer:
AT
Quantity:
20 000
14. Oscillator Characteristics
15. Idle Mode
2601C–MICRO–06/08
Figure 13-1. Interrupt Sources
XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be
configured for use as an on-chip oscillator, as shown in
ceramic resonator may be used. To drive the device from an external clock source, XTAL2
should be left unconnected while XTAL1 is driven, as shown in
requirements on the duty cycle of the external clock signal, since the input to the internal clock-
ing circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low
time specifications must be observed.
In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The
mode is invoked by software. The content of the on-chip RAM and all the special functions regis-
ters remain unchanged during this mode. The idle mode can be terminated by any enabled
interrupt or by a hardware reset.
Note that when idle mode is terminated by a hardware reset, the device normally resumes pro-
gram execution from where it left off, up to two machine cycles before the internal reset
algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but
access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a
port pin when idle mode is terminated by a reset, the instruction following the one that invokes
idle mode should not write to a port pin or to external memory.
EXF2
INT0
INT1
TF0
TF1
TF2
RI
TI
0
1
0
1
Figure
IE0
IE1
16-1. Either a quartz crystal or
Figure
16-2. There are no
AT89LS52
19

Related parts for AT89LS52-16PI