PIC18F25J50-I/SS Microchip Technology, PIC18F25J50-I/SS Datasheet - Page 376

IC PIC MCU FLASH 32K 2V 28-SSOP

PIC18F25J50-I/SS

Manufacturer Part Number
PIC18F25J50-I/SS
Description
IC PIC MCU FLASH 32K 2V 28-SSOP
Manufacturer
Microchip Technology
Series
PIC® XLP™ 18Fr

Specifications of PIC18F25J50-I/SS

Program Memory Type
FLASH
Program Memory Size
32KB (16K x 16)
Package / Case
28-SSOP
Core Processor
PIC
Core Size
8-Bit
Speed
48MHz
Connectivity
I²C, SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
16
Ram Size
3.8K x 8
Voltage - Supply (vcc/vdd)
2.15 V ~ 3.6 V
Data Converters
A/D 10x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC18F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
3776 B
Interface Type
EUSART, I2C, SPI
Maximum Clock Frequency
48 MHz
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, DM183022, DM183032, DV164136, MA180024
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 10 Channel
Package
28SSOP
Device Core
PIC
Family Name
PIC18
Maximum Speed
48 MHz
Operating Supply Voltage
2.5|3.3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC164322 - MODULE SOCKET MPLAB PM3 28/44QFN
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F25J50-I/SS
Manufacturer:
MICROCHIP
Quantity:
1 001
PIC18F46J50 FAMILY
21.9
This section presents some of the basic USB concepts
and useful information necessary to design a USB
device. Although much information is provided in this
section, there is a plethora of information provided
within the USB specifications and class specifications.
Thus, the reader is encouraged to refer to the USB
specifications for more information (www.usb.org). If
you are very familiar with the details of USB, then this
section serves as a basic, high-level refresher of USB.
21.9.1
USB device functionality is structured into a layered
framework graphically illustrated in Figure 21-12. Each
level is associated with a functional level within the
device. The highest layer, other than the device, is the
configuration. A device may have multiple configura-
tions. For example, a particular device may have
multiple power requirements based on Self-Power Only
or Bus Power Only modes.
For each configuration, there may be multiple
interfaces. Each interface could support a particular
mode of that configuration.
Below the interface is the endpoint(s). Data is directly
moved at this level. There can be as many as
16 bidirectional endpoints. Endpoint 0 is always a
control endpoint, and by default, when the device is on
the bus, Endpoint 0 must be available to configure the
device.
FIGURE 21-12:
DS39931C-page 376
Overview of USB
LAYERED FRAMEWORK
Endpoint
USB LAYERS
Endpoint
Interface
Endpoint
Configuration
Device
21.9.2
Information communicated on the bus is grouped into
1 ms time slots, referred to as frames. Each frame can
contain many transactions to various devices and
endpoints. See Figure 21-8 for an example of a
transaction within a frame.
21.9.3
There are four transfer types defined in the USB
specification.
• Isochronous: This type provides a transfer
• Bulk: This type of transfer method allows for large
• Interrupt: This type of transfer provides for
• Control: This type provides for device setup
While full-speed devices support all transfer types,
low-speed devices are limited to interrupt and control
transfers only.
21.9.4
Power is available from the USB. The USB specifica-
tion defines the bus power requirements. Devices may
either be self-powered or bus-powered. Self-powered
devices draw power from an external source, while
bus-powered devices use power supplied from the bus.
Endpoint
method for large amounts of data (up to
1023 bytes) with timely delivery ensured;
however, the data integrity is not ensured. This is
good for streaming applications where small data
loss is not critical, such as audio.
amounts of data to be transferred with ensured
data integrity; however, the delivery timeliness is
not ensured.
ensured timely delivery for small blocks of data,
plus data integrity is ensured.
control.
To Other Configurations (if any)
Interface
FRAMES
TRANSFERS
POWER
Endpoint
To Other Interfaces (if any)
© 2009 Microchip Technology Inc.

Related parts for PIC18F25J50-I/SS