PIC18F67J11T-I/PT Microchip Technology, PIC18F67J11T-I/PT Datasheet

Page 1

... They are shown in hexadecimal in the format “DEVID DEVREV”. Refer to the “PIC18F6XJXX/8XJXX Flash Microcontroller Programming Specification” (DS39644) for 2: detailed information on Device and Revision IDs for your specific device.  2011 Microchip Technology Inc. PIC18F87J11 FAMILY PIC18F87J11 Family For example, to identify the silicon revision level using MPLAB IDE in conjunction with MPLAB ICD 2 or PICkit™ ...

Page 2

... The TRMT bit may not indicate when the TSR EUSART 7. Mode register is empty. Only those issues indicated in the last column apply to the current silicon revision. Note 1: DS80495D-page 2 Issue Summary 2 C slave reception, the drops below approximately 2.45V DDCORE status bit is not DDCORE (1) Affected Revisions  2011 Microchip Technology Inc. ...

Page 3

... Affected Silicon Revisions  2011 Microchip Technology Inc. PIC18F87J11 FAMILY 3. Module: Voltage Regulator If V DDCORE while the on-chip core voltage regulator is enabled, and operating in Voltage Tracking mode, the REGSLP bit (WDTCON <7>) will be automatically cleared. The REGSLP bit cannot be set again by firmware until V back above the 2 ...

Page 4

... EUSART, poll the TXIF flag (PIR1<4>) to determine when new data can be written to the TXREG register. Affected Silicon Revisions status bit (WDTCON<6>), DDCORE C™ Master Master mode, and the 2 C Master mode, do not allow Synchronous Asynchronous Receiver Transmitter (EUSART  2011 Microchip Technology Inc. ...

Page 5

... Writes per Erase Cycle WE D140 † Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.  2011 Microchip Technology Inc. PIC18F87J11 FAMILY and DD Standard Operating Conditions (unless otherwise stated) Operating temperature -40° ...

Page 6

... Min Typ Max Units — 2.5 — V F 4.7 10 — Max Units Comments ± — dB 400 ns s 10 — V Comments Capacitor must be low series resistance (<5 Ohms)  2011 Microchip Technology Inc. ...

Page 7

... D063 OSC1 Negative current is defined as current sourced by the pin. Note 1: Refer to Table 10-1 for the pins that have corresponding tolerance limits. 2:  2011 Microchip Technology Inc. PIC18F87J11 FAMILY Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C T Min Max V 0 ...

Page 8

... Module: Figure 19-10: I Timing (Transmission, 7-Bit Address) On page 244, the figure is replaced with the new timing diagram provided in Figure  2011 Microchip Technology Inc. C™ Slave Mode 19-10. ...

Page 9

... FIGURE 19-10: I C™ SLAVE MODE TIMING (TRANSMISSION, 7-BIT ADDRESS)  2011 Microchip Technology Inc. PIC18F87J11 FAMILY DS80495D-page 9 ...

Page 10

... Waveform (Reception, 7-Bit Address) On page 261, the condition (R/W) when the Acknowl- edge signal (ACK) is received from the slave, after transmitting the address to the slave, is changed to ‘1’. The changed value is indicated in bold text in Figure 19-24. DS80495D-page 10  2011 Microchip Technology Inc. ...

Page 11

... FIGURE 19-24: I C™ MASTER MODE WAVEFORM (RECEPTION, 7-BIT ADDRESS)  2011 Microchip Technology Inc. PIC18F87J11 FAMILY DS80495D-page 11 ...

Page 12

... Comparator reference voltage output. I/O ST Digital I/O. I Analog Analog input 11. I Analog Comparator 1 input A. I/O ST Digital I/O. I TTL SPI slave select input. CMOS = CMOS compatible input or output Analog = Analog input O = Output OD = Open-Drain (no P diode to V Description ) DD  2011 Microchip Technology Inc. ...

Page 13

... Access Bank. These registers must always be accessed using the Bank Select Register. Addresses, F40h to F59h, are not implemented and not accessible to the user.  2011 Microchip Technology Inc. PIC18F87J11 FAMILY 11. Module: Memory Organization On page 73, in Figure 5-7, Note 2 has been has been added ...

Page 14

... RAM (from Bank 0). The remaining 160 bytes are Special Function Registers (from Bank 15). When The BSR specifies the bank used by the instruction. Access Bank 00h Access RAM Low 5Fh 60h Access RAM High (SFRs) FFh  2011 Microchip Technology Inc. ...

Page 15

... ECJ-3YX1C106K Panasonic ECJ-4YB1C106K Murata GRM32DR71C106KA01L Murata GRM31CR61C106KC31L  2011 Microchip Technology Inc. PIC18F87J11 FAMILY It is recommended that the trace length not exceed 0.25 inch (6 mm). Refer to Section 26.0 “Electrical Characteristics” for additional information. Pins When the regulator is disabled, the V must be tied to a voltage supply at the V Refer to Section 26.0 “ ...

Page 16

... DDCORE high-voltage rating, so that the operating voltage is a small percentage of the maximum rated capacitor volt- age. For example, choose a ceramic capacitor rated at 16V for the 2.5V V voltage. Suggested DDCORE capacitors are shown in Table 2-1.  2011 Microchip Technology Inc ...

Page 17

... No new data sheet clarifications added. Rev D Document (2/2011) Replaced silicon revision B0 with revision C1 for lower pin count devices. Added silicon issue 12 (Enhanced Universal Synchronous Asynchronous Transmitter (EUSART). Removed data sheet clarification 12 (Electrical Characteristics).  2011 Microchip Technology Inc. PIC18F87J11 FAMILY Receiver DS80495D-page 17 ...

Page 18

... PIC18F87J11 FAMILY NOTES: DS80495D-page 18  2011 Microchip Technology Inc. ...

Page 19

... PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...

Page 20

... Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350  2011 Microchip Technology Inc. 02/18/11 ...