ATTINY43U-SUR Atmel, ATTINY43U-SUR Datasheet - Page 151

• Manufacturer Part Number: ATTINY43U-SUR
• Description: MCU AVR 4KB FLASH 8MHZ 20SOIC
• Manufacturer: Atmel
• Series: AVR® ATtinyr

Specifications of ATTINY43U-SUR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 8MHz
• Connectivity: USI
• Peripherals: Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
• Number Of I /o: 16
• Program Memory Size: 4KB (2K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 64 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

19.7
8048B–AVR–03/09
Serial Programming
Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while
RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (out-
put). See
Figure 19-7. Serial Programming and Verify
Note:
After RESET is set low, the Programming Enable instruction needs to be executed first before
program/erase operations can be executed
Table 19-14. Pin Mapping Serial Programming
When programming the EEPROM, an auto-erase cycle is built into the self-timed programming
operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase
instruction. The Chip Erase operation turns the content of every memory location in both the
Program and EEPROM arrays into 0xFF.
Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods
for the serial clock (SCK) input are defined as follows:
1. A: Load Command “0000 1000”.
2. B: Load Address Low Byte, 0x00.
3. Set OE to “0”, and BS1 to “1”. The Calibration byte can now be read at DATA.
4. Set OE to “1”.
Low:> 2 CPU clock cycles for f
High:> 2 CPU clock cycles for f
If clocked by internal oscillator there is no need to connect a clock source to the CLKI pin.
Symbol
MOSI
MISO
Figure 19-7
SCK
below.
MOSI
MISO
SCK
Pins
PB4
PB5
PB6
ck
ck
< 12 MHz, 3 CPU clock cycles for f
< 12 MHz, 3 CPU clock cycles for f
RESET/PA7
GND
PB4
PB5
PB6
VCC
I/O
O
I
I
+1.8 - 5.5V
ck
ck
Description
Serial Data in
Serial Data out
Serial Clock
>= 12 MHz
>= 12 MHz
151