PIC16F877-20/L Microchip Technology, PIC16F877-20/L Datasheet - Page 333

• Manufacturer Part Number: PIC16F877-20/L
• Description: IC MCU FLASH 8KX14 EE 44PLCC
• Manufacturer: Microchip Technology
• Series: PIC® 16Fr

Specifications of PIC16F877-20/L

• Program Memory Type: FLASH
• Program Memory Size: 14KB (8K x 14)
• Package / Case: 44-PLCC
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 33
• Eeprom Size: 256 x 8
• Ram Size: 368 x 8
• Voltage - Supply (vcc/vdd): 4 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Processor Series: PIC16F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 368 B
• Interface Type: MSSP/PSP/USART
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 33
• Number Of Timers: 3
• Operating Supply Voltage: 2 V to 5.5 V
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DM163022, DV164120
• Minimum Operating Temperature: 0 C
• On-chip Adc: 8-ch x 10-bit
• Data Rom Size: 256 B
• Height: 3.87 mm
• Length: 16.59 mm
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 4 V
• Width: 16.59 mm
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AC164309 - MODULE SKT FOR PM3 44PLCC444-1001 - DEMO BOARD FOR PICMICRO MCUDVA16XL441 - ADAPTER DEVICE ICE 44PLCC309-1040 - ADAPTER 44-PLCC ZIF TO 40-DIP309-1039 - ADAPTER 44-PLCC TO 40-DIPDV007003 - PROGRAMMER UNIVERSAL PROMATE II
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

17.6
17.6.1
1997 Microchip Technology Inc.
Master SSP Module / Basic SSP Module Compatibility
Initialization
Example 17-2:
When changing from the SPI in the Basic SSP module, the SSPSTAT register contains two addi-
tional control bits. These bits are:
• SMP, SPI data input sample phase
• CKE, SPI Clock Edge Select
To be compatible with the SPI of the Master SSP module, these bits must be appropriately con-
figured. If these bits are not at the states shown in
occur.
Table 17-4: New bit States for Compatibility
Basic SSP Module
CLRF
CLRF
BSF
MOVLW
MOVWF
BSF
BSF
BCF
BSF
MOVLW
MOVWF
CKP
1
0
STATUS
SSPSTAT
SSPSTAT, CKE ; CKE = 1
0x31
SSPCON
STATUS, RP0
PIE, SSPIE
STATUS, RP0
INTCON, GIE
DataByte
SSPBUF
SPI Master Mode Initialization
Preliminary
CKP
; Bank 0
; SMP = 0, CKE = 0, and clear status bits
; Set up SPI port, Master mode, CLK/16,
;
;
; Bank 1
; Enable SSP interrupt
; Bank 0
; Enable, enabled interrupts
; Data to be Transmitted
;
; Start Transmission
1
0
Data xmit on falling edge (CKE=1 & CKP=1)
Data sampled in middle (SMP=0 & Master mode)
Could move data from RAM location
Master SSP Module
CKE
0
0
Section 17. MSSP
Table
17-4, improper SPI communication may
SMP
0
0
DS31017A-page 17-57
17