PIC18F87J50-I/PT Microchip Technology, PIC18F87J50-I/PT Datasheet
PIC18F87J50-I/PT
Specifications of PIC18F87J50-I/PT
Available stocks
Related parts for PIC18F87J50-I/PT
PIC18F87J50-I/PT Summary of contents
Page 1
... Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2. The errata described in this document will be addressed in future revisions of the PIC18F87J50 family silicon. Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current ...
Page 2
... PIC18F87J50 FAMILY TABLE 2: SILICON ISSUE SUMMARY Item Module Feature Number 2 MSSP I C™ Slave 1. 2 MSSP I C Master 2. EUSART Interrupts 3. SPI Master MSSP 4. mode PORTH RH0, RH1 5. Note 1: Only those issues indicated in the last column apply to the current silicon revision. DS80481A-page 2 ...
Page 3
... © 2009 Microchip Technology Inc. PIC18F87J50 FAMILY 2. Module: MSSP (I When in I clock stretching, the first clock pulse after the slave releases the SCL line may be narrower than the configured clock width. This may result in the slave missing the first clock in the next transmission/ reception ...
Page 4
... The RH0 and RH1 pins will function normally and can still be used as standard GPIO if the PMP is disabled or the PMPMX Configuration bit is set. This issue only applies to the 80-pin devices (PIC18F85J50, PIC18F86J50, PIC18F86J55 and PIC18F87J50). Work around None. Affected Silicon Revisions A2 A3 ...
Page 5
... Data in “Typ” column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. © 2009 Microchip Technology Inc. PIC18F87J50 FAMILY 1. Module: Table 28-1: Memory Programming Requirements On page 430, parameter D132B is renamed, and ...
Page 6
... PIC18F87J50 FAMILY 2. Module: Table 28-2: Comparator Specifications On page 431, the maximum Input Offset Voltage (parameter D300) is changed to ±25 mV. The parameter numbers for T RESP are changed to D303 and D304, respectively. A new parameter number, D305, for V The changed/appended content is indicated in bold text in Table 28-2. ...
Page 7
... Negative current is defined as current sourced by the pin. 2: Refer to Table 10-1 for the pins that have corresponding tolerance limits. © 2009 Microchip Technology Inc. PIC18F87J50 FAMILY The changed content is indicated in bold text in the “DC CHARACTERISTICS” table. Standard Operating Conditions (unless otherwise stated) Operating temperature -40° ...
Page 8
... PIC18F87J50 FAMILY 5. Module: Section 19.3 “SPI Mode” and 2 Section 19.4 “I C™ Mode” In Section 19.3 “SPI Mode” on page 231 and 2 Section 19.4 “I C™ Mode” on page 241, the following note is added to describe the procedure to disable the MSSP module: ...
Page 9
... FIGURE 19-10: I C™ SLAVE MODE TIMING (TRANSMISSION, 7-BIT ADDRESS) © 2009 Microchip Technology Inc. PIC18F87J50 FAMILY DS80481A-page 9 ...
Page 10
... PIC18F87J50 FAMILY 2 7. Module: Figure 19-24: I C™ Master Mode Waveform (Reception, 7-Bit Address) On page 269, the condition, R/W, when the Acknowl- edge signal (ACK) is received from the slave, after transmitting the address to the slave, is changed to ‘1’. The changed value is indicated in bold text in Figure 19-24 ...
Page 11
... FIGURE 19-24: I C™ MASTER MODE WAVEFORM (RECEPTION, 7-BIT ADDRESS) © 2009 Microchip Technology Inc. PIC18F87J50 FAMILY DS80481A-page 11 ...
Page 12
... PIC18F87J50 FAMILY 8. Module: MSSP (SPI Master) In Section 19.3.6, “Master Mode,” the following content is added: When used in Timer2 Output/2 mode, the SPI bit rate can be configured using the PR2 Period register and the Timer2 prescaler. To operate in this mode, firmware must first initialize and enable the Timer2 module before it can be used with the MSSP ...
Page 13
... New silicon issues 4 (MSSP) and 5 (I/O – PORTH). New data sheet clarifications 8 (MSSP – SPI Master) and 9 (OSCTUNE Register). This document replaces these errata documents: • DS80321B, “PIC18F87J50 Family Rev. A2 Silicon Errata” • DS80415A, “PIC18F87J50 Family Rev. A3 Silicon Errata” ...
Page 14
... PIC18F87J50 FAMILY NOTES: DS80481A-page 14 © 2009 Microchip Technology Inc. ...
Page 15
... REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 16
... Fax: 886-3-6578-370 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 © 2009 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...