MPC9443 Motorola, MPC9443 Datasheet
MPC9443
Available stocks
Related parts for MPC9443
MPC9443 Summary of contents
Page 1
... Output High–Impedance Control table on page 4 for details. The outputs can be synchronously stopped (logic low state). The outputs provide LVCMOS compatible levels with the capability to drive terminated 50 transmission lines, each of the MPC9443 outputs can drive one or two traces giving the devices an effective fanout of 1: 3.3V. The device is packaged in a 7x7 mm 2 48-lead LQFP package. ...
Page 2
... Figure 2. 48–Lead Package Pinout (Top View) For More Information On This Product, MOTOROLA Bank A 0 CLK CLK 2 Bank Bank Bank Figure 1. MPC9443 Logic Diagram MPC9443 ...
Page 3
... CCLK active (LVCMOS clock mode) PCLK1 active, PCLK0 inactive f QA0 REF f QB0 REF f QC0 REF f QD0 REF Outputs are synchronously disabled (stopped) in logic low state Asynchronous output enable control. See Table to: www.freescale.com MPC9443 Function V CCC d V CCD e GND 3.3V 3. 3. 2.5V 2 ...
Page 4
... Freescale Semiconductor, Inc. MPC9443 Table 4: Output High–Impedance Control ( QA0 to QA4 0 0 Enabled 0 1 Enabled 1 0 Enabled 1 1 Disabled (tristate will tristate (high impedance) output banks independent on the logic state of the output and the status of CLK_STOP. Table 5: Absolute Maximum Ratings a ...
Page 5
... Input pull-up / pull-down resistors influence input current. c. The MPC9443 is capable of driving 50 transmission lines on the incident edge. Each output drives one 50 parallel terminated transmission line to a termination voltage Alternatively, the device drives up to two 50 series terminated transmission lines (for VCC=3.3V) or one 50 series terminated transmission line (for VCC=2.5V). ...
Page 6
... V PP (DC) specification. b. Input pull-up / pull-down resistors influence input current. c. The MPC9443 is capable of driving 50 transmission lines on the incident edge. Each output drives one 50 parallel terminated transmission line to a termination voltage Alternatively, the device drives one 50 series terminated transmission lines at VCC=2.5V. d. ...
Page 7
... Input pull-up / pull-down resistors influence input current. b. The MPC9443 is capable of driving 50 transmission lines on the incident edge. Each output drives one 50 parallel terminated transmission line to a termination voltage Alternatively, the device drives up to two 50 series terminated transmission lines (for VCC=3.3V) or one 50 series terminated transmission line (for VCC=2.5V). ...
Page 8
... This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9443. The output waveform in Figure 4. “Single versus Dual Line Termination Waveforms” shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver ...
Page 9
... The power dissipated in the MPC9443 is represented in equation 1. Where I CCQ is the static current consumption of the MPC9443 the power dissipation capacitance per output represents the external capacitive output load the number of active outputs (N is always 16 in case of the MPC9443) ...
Page 10
... Freescale Semiconductor, Inc. MPC9443 Figure 6. Maximum MPC9443 frequency 3.3V, MTBF 9.1 years, driving series terminated transmission lines Figure 8. Maximum MPC9443 frequency 3.3V, MTBF 4 years, driving series terminated transmission lines For More Information On This Product, MOTOROLA Figure 7. Maximum MPC9443 frequency 3.3V, MTBF 9.1 years load per line Figure 9 ...
Page 11
... Freescale Semiconductor, Inc. Pulse Generator Figure 10. CCLK MPC9443 AC test reference for 3.3V and 2.5V Differential Pulse Generator Figure 11. PCLK MPC9443 AC test reference PCLK V PP PCLK (LH) t (HL) Figure 12. Propagation delay ( test reference t SK(LH) The pin–to–pin skew is defined as the worst case difference ...
Page 12
... Freescale Semiconductor, Inc. MPC9443 100% The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage Figure 16. Output Duty Cycle (DC) T JIT(CC –T N N+1 The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs Figure 18. Cycle– ...
Page 13
... TOP & BOTTOM DETAIL to: www.freescale.com MPC9443 NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DATUM PLANE AB IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE. ...
Page 14
... Freescale Semiconductor, Inc. MPC9443 For More Information On This Product, MOTOROLA NOTES 14 Go to: www.freescale.com TIMING SOLUTIONS ...
Page 15
... Freescale Semiconductor, Inc. For More Information On This Product, TIMING SOLUTIONS NOTES 15 Go to: www.freescale.com MPC9443 MOTOROLA ...
Page 16
... JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3–20–1, Minami–Azabu. Minato–ku, Tokyo 106–8573 Japan. 81–3–3440–3569 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852–26668334 Technical Information Center: 1–800–521–6274 HOME PAGE: http://www.motorola.com/semiconductors/ For More Information On This Product, MOTOROLA 16 Go to: www.freescale.com MPC9443/D TIMING SOLUTIONS ...