isl43l711 Intersil Corporation, isl43l711 Datasheet

Page 1

... The ISL43L710, ISL43L711, ISL43L712 are differential single-pole/single-throw (SPST) devices. The ISL43L710 has two normally open (NO) switches; the ISL43L711 has two normally closed (NC) switches; the ISL43L712 has one normally open (NO) and one normally closed (NC) switch and can be used as an SPDT. The ISL43L712 is equipped with an inhibit pin to simultaneously open all signal paths ...

Page 2

... RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020C. 2 ISL43L710, ISL43L711, ISL43L712 COM 1 N.C. COM 2 GND ...

Page 3

... C L (See Figure OFF Capacitance 1MHz, V OFF 3 ISL43L710, ISL43L711, ISL43L712 Thermal Information Thermal Resistance (Typical, Note 3x3 thin DFN Package . . . . . . . . . . . . . . . . . . . 8 Ld MSOP Package . . . . . . . . . . . . . . . . . . . . . . . . Maximum Junction Temperature (Plastic Package 150°C Maximum Storage Temperature Range . . . . . . . . . . . . . -65°C to 150°C Maximum Lead Temperature (Soldering 10s 300° ...

Page 4

... Turn-ON Time 1.65V Turn-OFF Time 1.65V, V OFF V IN Charge Injection 1.0nF ISL43L710, ISL43L711, ISL43L712 Test Conditions +2.7V to +3.3V, GND = 0V, V Unless Otherwise Specified (Continued) TEST CONDITIONS 0V, (See Figure COM 0V, (See Figure ...

Page 5

... SWITCH ΔV OUT OUTPUT V OUT ON LOGIC INPUT OFF Q = Δ OUT L FIGURE 2A. MEASUREMENT POINTS 5 ISL43L710, ISL43L711, ISL43L712 Test Conditions +1.65V to +2.0V, GND = 0V, V Unless Otherwise Specified (Continued) TEST CONDITIONS = 5pF 100kHz COM RMS 0V, (See Figure COM ...

Page 6

... With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to GND (See Figure 7). To prevent forward biasing these diodes, V+ must 6 ISL43L710, ISL43L711, ISL43L712 (Continued ...

Page 7

... This family of switches cannot be operated with bipolar supplies, because the input switching point becomes negative in this configuration. 7 ISL43L710, ISL43L711, ISL43L712 Logic-Level Thresholds This switch family is 1.8V CMOS compatible (0.5V and 1.4V) over a supply range 3.6V (See Figure 14). At 3.6V the V level is about 1.27V. This is still below the 1.8V IH CMOS guaranteed high output minimum level of 1 ...

Page 8

... COM FIGURE 10. ON RESISTANCE vs SWITCH VOLTAGE 85°C 25°C 30 -40° 1 (V) FIGURE 12. TURN-ON TIME vs SUPPLY VOLTAGE 8 ISL43L710, ISL43L711, ISL43L712 T = 25°C, Unless Otherwise Specified A 0. 100mA COM 0.18 0.17 0.16 0.15 0.14 0.13 0.12 0. FIGURE 9. ON RESISTANCE vs SWITCH VOLTAGE 1. 100mA ...

Page 9

... FIGURE 14. DIGITAL SWITCHING POINT vs SUPPLY VOLTAGE - -20 -30 -40 -50 -60 ISOLATION -70 -80 CROSSTALK -90 -100 -110 1k 10k 100k 1M FREQUENCY (Hz) FIGURE 16. CROSSTALK AND OFF ISOLATION 9 ISL43L710, ISL43L711, ISL43L712 T = 25°C, Unless Otherwise Specified (Continued GAIN -20 PHASE INL R V 3 Die Characteristics 20 SUBSTRATE POTENTIAL (POWERED UP): 30 GND ...

Page 10

... INDEX AREA (DATUM N (Nd-1)Xe REF. BOTTOM VIEW C L (A1) NX (b) 5 SECTION "C-C" TERMINAL TIP FOR EVEN TERMINAL/SIDE 10 ISL43L710, ISL43L711, ISL43L712 L8.3x3A 2X 0. LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE 2X 0. SYMBOL 0. 0. NOTES: 1. Dimensioning and tolerancing conform to ASME Y14.5-1994. ...

Page 11

... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 11 ISL43L710, ISL43L711, ISL43L712 M8.118 (JEDEC MO-187AA) 8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE SYMBOL ...