ICS83905AGI ICST [Integrated Circuit Systems], ICS83905AGI Datasheet
![no-image](/images/no-image-200.jpg)
ICS83905AGI
Available stocks
Related parts for ICS83905AGI
ICS83905AGI Summary of contents
Page 1
Integrated Circuit Systems, Inc ENERAL ESCRIPTION The ICS83905I is a low skew, 1-to-6 LVCMOS / ICS LVTTL Fanout Buffer and a member of the HiPerClockS™ HiPerClockS™ family of High Performance Clock Solutions from ICS. The low impedance LVCMOS/LVTTL ...
Page 2
Integrated Circuit Systems, Inc ABLE IN ESCRIPTIONS ...
Page 3
Integrated Circuit Systems, Inc BSOLUTE AXIMUM ATINGS Supply Voltage Inputs, V -0. Outputs, V -0. Package Thermal Impedance Lead TSSOP package 89°C/W (0 lfpm) Storage Temperature, T ...
Page 4
Integrated Circuit Systems, Inc ABLE OWER UPPLY HARACTERISTICS ...
Page 5
Integrated Circuit Systems, Inc ABLE HARACTERISTICS ...
Page 6
Integrated Circuit Systems, Inc ABLE HARACTERISTICS ...
Page 7
Integrated Circuit Systems, Inc ABLE HARACTERISTICS ...
Page 8
Integrated Circuit Systems, Inc YPICAL HASE 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 -190 YPICAL HASE 0 -10 -20 -30 -40 -50 -60 ...
Page 9
Integrated Circuit Systems, Inc. P ARAMETER 1.65V± DDO LVCMOS GND -1.165V±5% 3.3V /3. CORE UTPUT OAD EST 0.9V±0. DDO LVCMOS GND -0.9V ± 0.1V 1.8V C /1.8V O ...
Page 10
Integrated Circuit Systems, Inc. V DDO DDO Qy 2 tsk( UTPUT KEW 80% 20% Clock t Outputs UTPUT ISE ALL IME 83905AGI KEW LVCMOS / LVTTL F ...
Page 11
Integrated Circuit Systems, Inc RYSTAL NPUT NTERFACE Figure 1A shows an example of ICS83905I crystal interface with a parallel resonant crystal. The frequency accuracy can be fine tuned by adjusting the C1 and C2 values. For a ...
Page 12
Integrated Circuit Systems, Inc AYOUT UIDELINE Figure 2 shows an example of ICS83905I application schematic. In this example, the device is operated at V 3.3V. The decoupling capacitors should be located as close as possible to the power ...
Page 13
Integrated Circuit Systems, Inc ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in ...
Page 14
Integrated Circuit Systems, Inc ACKAGE UTLINE UFFIX FOR T ABLE Reference Document: JEDEC Publication 95, MO-153 83905AGI LVCMOS / LVTTL F TSSOP EAD TSSOP ACKAGE IMENSIONS FOR ...
Page 15
Integrated Circuit Systems, Inc ABLE RDERING NFORMATION ...
Page 16
Integrated Circuit Systems, Inc ...