Z8F08200100KIT Zilog, Z8F08200100KIT Datasheet - Page 155

no-image

Z8F08200100KIT

Manufacturer Part Number
Z8F08200100KIT
Description
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer
Zilog
Series
Z8 Encore!®r
Type
MCUr
Datasheets

Specifications of Z8F08200100KIT

Contents
Evaluation Board, Cable, Power Supply, Software and Documentation
Data Bus Width
8 bit
Interface Type
RS-485
Silicon Manufacturer
Zilog
Core Architecture
Z8 Encore
Silicon Core Number
Z8F0822SJ020
Silicon Family Name
XP F0822
For Use With/related Products
Z8 Encore!™
For Use With
269-4661 - KIT ACC ETHERNET SMART CABLE
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
269-3183
PS022517-0508
set, this bit is reset by the I
the IEN bit. If this bit is 1, it cannot be cleared to 0 by writing to the register.
BIRQ—Baud Rate Generator Interrupt Request
This bit allows the I
Controller is disabled. This bit is ignored when the I
1 = An interrupt occurs every time the BRG counts down to one.
0 = No BRG interrupt occurs.
TXI—Enable TDRE interrupts
This bit enables the transmit interrupt when the I
1 = Transmit Interrupt (and DMA transmit request) is enabled.
0 = Transmit Interrupt (and DMA transmit request) is disabled.
NAK—Send NAK
This bit sends a Not Acknowledge condition after the next byte of data is read from the
I
deasserted. If this bit is 1, it cannot be cleared to 0 by writing to the register.
FLUSH—Flush Data
Setting this bit to 1 clears the I
flushing of the I
data has been sent to the I
FILTEN—I
This bit enables low-pass digital filters on the SDA and SCL input signals. These filters
reject any input pulse with periods less than a full system clock cycle. The filters introduce
a 3-system clock cycle latency on the inputs.
1 = low-pass filters are enabled.
0 = low-pass filters are disabled.
2
C Slave. Once asserted, it is deasserted after a Not Acknowledge is sent or the IEN bit is
2
C Signal Filter Enable
2
C Data Register when a Not Acknowledge interrupt is received after the
2
C Controller to be used as an additional timer when the I
2
2
C Data Register. Reading this bit always returns 0.
C Controller after a STOP condition is sent or by deasserting
2
C Data Register and sets the TDRE bit to 1. This bit allows
2
C Data Register is empty (TDRE = 1).
2
C Controller is enabled.
Z8 Encore! XP
Product Specification
®
F0822 Series
I2C Controller
2
C
142

Related parts for Z8F08200100KIT