Z8F08200100KIT Zilog, Z8F08200100KIT Datasheet - Page 145

no-image

Z8F08200100KIT

Manufacturer Part Number
Z8F08200100KIT
Description
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer
Zilog
Series
Z8 Encore!®r
Type
MCUr
Datasheets

Specifications of Z8F08200100KIT

Contents
Evaluation Board, Cable, Power Supply, Software and Documentation
Data Bus Width
8 bit
Interface Type
RS-485
Silicon Manufacturer
Zilog
Core Architecture
Z8 Encore
Silicon Core Number
Z8F0822SJ020
Silicon Family Name
XP F0822
For Use With/related Products
Z8 Encore!™
For Use With
269-4661 - KIT ACC ETHERNET SMART CABLE
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
269-3183
PS022517-0508
Write Transaction with a 7-Bit Address
Figure 27
indicate data transferred from the I
data transferred from the slaves to the I
Follow the steps below for a transmit operation to a 7-bit addressed slave:
1. Software asserts the IEN bit in the I
2. Software asserts the TXI bit of the I
3. The I
4. Software responds to the TDRE bit by writing a 7-bit Slave address plus write bit (=0)
5. Software asserts the START bit of the I
6. The I
7. The I
8. After one bit of address has been shifted out by the SDA signal, the Transmit Interrupt
9. Software responds by writing the transmit data into the I
10. The I
11. If the I
12. The I
13. The I
S
to the I
Register.
is asserted (TDRE = 1).
next high period of SCL the I
Continue with
If the slave does not acknowledge, the Not Acknowledge interrupt occurs (NCKI bit is
set in the Status register, ACK bit is cleared). Software responds to the Not
Acknowledge interrupt by setting the STOP and FLUSH bits and clearing the TXI bit.
The I
NCKI bits. The transaction is complete (ignore following steps).
I
sent, the Transmit Interrupt is asserted.
2
C Data Register.
Slave Address
2
2
2
2
2
2
2
displays the data transfer format for a 7-bit addressed slave. Shaded regions
C interrupt asserts, because the I
C Controller sends the START condition to the I
C Controller loads the I
C Controller shifts the rest of the address and write bit out by the SDA signal.
C Controller sends the STOP condition on the bus and clears the STOP and
C Controller loads the contents of the I
C Controller shifts the data out of using the SDA signal. After the first bit is
2
2
C Slave sends an acknowledge (by pulling the SDA signal low) during the
C Data Register.
Figure 27. 7-Bit Addressed Slave Data Transfer Format
step
12.
W = 0
A
2
2
C Controller sets the ACK bit in the I
2
C Shift register with the contents of the I
C Controller to slaves and unshaded regions indicate
2
2
C Controller.
Data
2
C Control Register.
C Control Register to enable Transmit Interrupts.
2
2
C Data Register is empty.
C Control Register.
2
A
C Shift register with the contents of the
Z8 Encore! XP
Data
2
C Slave.
2
C Data Register.
Product Specification
A
Data
2
C Status register.
®
F0822 Series
2
C Data
I2C Controller
A/A P/S
132

Related parts for Z8F08200100KIT