UPD44324365F5-E40-EQ2 Renesas Electronics America, UPD44324365F5-E40-EQ2 Datasheet
UPD44324365F5-E40-EQ2
Specifications of UPD44324365F5-E40-EQ2
Related parts for UPD44324365F5-E40-EQ2
UPD44324365F5-E40-EQ2 Summary of contents
Page 1
... DDR II SRAM SEPARATE I/O Description μ The PD44324085 4,194,304-word by 8-bit, the 2,097,152-word by 18-bit and the static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. μ μ The PD44324085-A, PD44324095-A, circuitry and a burst counter. All input registers controlled by an input clock pair (K and K#) are latched on the positive edge of K and K# ...
Page 2
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Ordering Information (1) Operating Ambient Temperature T Part number Cycle Time ns μ PD44324085F5-E37-EQ2-A 3.7 μ PD44324085F5-E40-EQ2-A 4.0 μ PD44324085F5-E50-EQ2-A 5.0 μ PD44324095F5-E37-EQ2-A 3.7 μ PD44324095F5-E40-EQ2-A 4.0 μ PD44324095F5-E50-EQ2-A 5.0 μ PD44324185F5-E37-EQ2-A 3.7 μ PD44324185F5-E40-EQ2-A ...
Page 3
PD44324085-A, 44324095-A, 44324185-A, 44324365-A (2) Operating Ambient Temperature T Part number Cycle Time ns μ PD44324085F5-E40Y-EQ2-A 4.0 μ PD44324085F5-E50Y-EQ2-A 5.0 μ PD44324095F5-E40Y-EQ2-A 4.0 μ PD44324095F5-E50Y-EQ2-A 5.0 μ PD44324185F5-E40Y-EQ2-A 4.0 μ PD44324185F5-E50Y-EQ2-A 5.0 Remarks 1. QDR Consortium standard package size ...
Page 4
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Pin Configurations CQ ...
Page 5
PD44324085-A, 44324095-A, 44324185-A, 44324365 CQ ...
Page 6
PD44324085-A, 44324095-A, 44324185-A, 44324365 CQ D10 D11 Q10 Q11 Q12 D12 V ...
Page 7
PD44324085-A, 44324095-A, 44324185-A, 44324365 CQ Q27 Q18 D18 C D27 Q28 D19 V D D28 D20 Q19 V E Q29 D29 Q20 Q30 Q21 D21 V ...
Page 8
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Pin Identification Symbol A Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K. All transactions operate on a burst of two words (one ...
Page 9
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Symbol CQ, CQ# Synchronous Echo Clock Outputs. The rising edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and ...
Page 10
... ADDRESS R, W# REGISTRY & LOGIC BW0# DATA REGISTRY & LOGIC LD μ [ PD44324185-A] 20 ADDRESS LD# ADDRESS R, W# REGISTRY & LOGIC BW0# BW1# DATA D17 REGISTRY & LOGIC LD MEMORY MUX ARRAY MEMORY MUX ARRAY MEMORY MUX ARRAY K Data Sheet M19873EJ1V0DS CQ, CQ CQ, CQ Q17 2 CQ, CQ ...
Page 11
... PD44324085-A, 44324095-A, 44324185-A, 44324365-A μ [ PD44324365-A] 19 ADDRESS LD# ADDRESS R, W# REGISTRY & LOGIC BW0# BW1# BW2# DATA 72 BW3# REGISTRY D35 & LOGIC LD MEMORY MUX ARRAY K Data Sheet M19873EJ1V0DS Q35 2 CQ, CQ ...
Page 12
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Power-on Sequence The following two timing charts show the recommended power-on sequence, i.e., when starting the clock after stable and when starting the clock before Clock starts after ...
Page 13
PD44324085-A, 44324095-A, 44324185-A, 44324365-A 2. Clock starts before stable DD DD The clock is supplied from a clock generator. ( DLL# Clock Unstable Clock (level, frequency) Clock Start ( ...
Page 14
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Truth Table Operation LD WRITE cycle L Load address, input write data on two consecutive K and K# rising edge READ cycle L Load address, read data on two consecutive C and C# ...
Page 15
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Byte Write Operation μ [ PD44324085-A] Operation K L → H Write – L → H Write – Write → H – Write nothing L ...
Page 16
PD44324085-A, 44324095-A, 44324185-A, 44324365-A μ [ PD44324365-A] Operation K Write D0 to D35 L → H – L → H Write – L → H Write D9 to D17 – L → H Write D18 to ...
Page 17
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Bus Cycle State Diagram Load, Count = 2 READ DOUBLE Count = Count + 2 NOP, Count = 2 Supply voltage provided Power UP Remark State machine control timing sequence is controlled by K. LOAD ...
Page 18
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Electrical Specifications Absolute Maximum Ratings Parameter Symbol Supply voltage V DD Output supply voltage Input voltage V IN Input / Output voltage V I/O Operating ambient temperature T A Storage temperature T ...
Page 19
PD44324085-A, 44324095-A, 44324185-A, 44324365-A DC Characteristics (V = 1.8 ± 0 Parameter Symbol Input leakage current I LI I/O leakage current I LO Operating supply I Note1 DD current (Read cycle / Write cycle) Standby supply I ...
Page 20
PD44324085-A, 44324095-A, 44324185-A, 44324365-A AC Characteristics (V = 1.8 ± 0 Test Conditions (V = 1.8 ± 0 Input waveform (Rise / Fall time ≤ 0.3 ns) 1.25 V 0.75 V 0.25 V ...
Page 21
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Read and Write Cycle Parameter Clock Average Clock cycle time (K, K#, C, C#) Clock phase jitter (K, K#, C, C#) Clock HIGH time (K, K#, C, C#) Clock LOW time (K, K#, C, C#) ...
Page 22
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Notes 1. When debugging the system or board, these products can operate at a clock frequency slower than TKHKH (MAX.) without the DLL/PLL circuit being used, if DLL# = LOW. Read latency (RL) is changed ...
Page 23
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Read and Write Timing READ NOP (burst TKHKL TKLKH TKHKH K# LD# TKHIX TIVKH Address TAVKH TKHAX Data in Data out Qx2 CQ TCHCQX TCHCQV CQ# TCHCQX ...
Page 24
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Application Example SRAM LD BWx# C/C# K/ SRAM Controller R Data In Data Out Address LD BW# SRAM#1 CQ/CQ SRAM#4 CQ/CQ ...
Page 25
PD44324085-A, 44324095-A, 44324185-A, 44324365-A JTAG Specification These products support a limited set of JTAG functions as in IEEE standard 1149.1. Test Access Port (TAP) Pins Pin name Pin assignments Test Clock Input. All input are captured on the rising ...
Page 26
PD44324085-A, 44324095-A, 44324185-A, 44324365-A JTAG AC Test Conditions Input waveform (Rise / Fall time ≤ 1 ns) 1 Output waveform 0.9 V Output load 26 Test Points Test Points Figure 2. External load at ...
Page 27
PD44324085-A, 44324095-A, 44324185-A, 44324365-A JTAG AC Characteristics Parameter Symbol Clock Clock cycle time t THTH Clock frequency f TF Clock HIGH time t THTL Clock LOW time t TLTH Output time TCK LOW to TDO unknown t TLOX TCK ...
Page 28
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Scan Register Definition (1) Register name Instruction register The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run-test/idle or the various data register state. The ...
Page 29
PD44324085-A, 44324095-A, 44324185-A, 44324365-A SCAN Exit Order Bit Signal name Bump no x18 x36 ...
Page 30
PD44324085-A, 44324095-A, 44324185-A, 44324365-A JTAG Instructions Instructions EXTEST The EXTEST instruction allows circuitry external to the component package to be tested. Boundary- scan register cells at output pins are used to apply test vectors, while those at input pins ...
Page 31
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Output Pin States of CQ, CQ# and Q Instructions Control-Register Status EXTEST 0 1 IDCODE 0 1 SAMPLE SAMPLE 0 1 BYPASS 0 1 Remark The output pin statuses during each instruction vary ...
Page 32
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Boundary Scan Register Status of Output Pins CQ, CQ# and Q Instructions SRAM Status EXTEST READ (Low-Z) NOP (High-Z) IDCODE READ (Low-Z) NOP (High-Z) SAMPLE-Z READ (Low-Z) NOP (High-Z) SAMPLE READ (Low-Z) NOP (High-Z) BYPASS ...
Page 33
PD44324085-A, 44324095-A, 44324185-A, 44324365-A TAP Controller State Diagram 1 Test-Logic-Reset Run-Test / Idle Disabling the Test Access Port It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering ...
Page 34
PD44324085-A, 44324095-A, 44324185-A, 44324365-A 34 Run-Test/Idle Update-IR Exit1-IR Shift-IR Exit2-IR Pause-IR Exit1-IR Shift-IR Capture-IR Select-IR-Scan Select-DR-Scan Run-Test/Idle Test-Logic-Reset Data Sheet M19873EJ1V0DS ...
Page 35
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Test-Logic-Reset Select-IR-Scan Select-DR-Scan Run-Test/Idle Update-DR Exit1-DR Shift-DR Exit2-DR Pause-DR Exit1-DR Shift-DR Capture-DR Select-DR-Scan Run-Test/Idle Data Sheet M19873EJ1V0DS 35 ...
Page 36
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Package Drawing 165-PIN PLASTIC BGA (13x15) E INDEX MARK φ φ ...
Page 37
PD44324085-A, 44324095-A, 44324185-A, 44324365-A Recommended Soldering Condition Please consult with our sales offices for soldering conditions of these products. Types of Surface Mount Devices μ PD44324085F5-EQ2-A : 165-pin PLASTIC BGA (13 x 15) μ PD44324095F5-EQ2-A : 165-pin PLASTIC BGA ...
Page 38
PD44324085-A, 44324095-A, 44324185-A, 44324365-A [ MEMO ] 38 Data Sheet M19873EJ1V0DS ...
Page 39
PD44324085-A, 44324095-A, 44324185-A, 44324365-A NOTES FOR CMOS DEVICES 1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area ...
Page 40
PD44324085-A, 44324095-A, 44324185-A, 44324365-A • The information in this document is current as of July, 2009. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets, etc., for ...